Electronic devices including pillars in array regions and non-array regions, and related systems and methods

An electronic device comprising a lower deck and an upper deck adjacent to a source. Each of the lower deck and the upper deck comprise tiers of alternating conductive materials and dielectric materials. Each of the lower deck and the upper deck also comprise an array region and one or more non-arra...

Full description

Saved in:
Bibliographic Details
Main Authors LARSEN, CHRISTOPHER J, MOKHNA RAU, PRAKASH RAU, JOHN, TOM J, CHANDOLU, ANILKUMAR, DHAYALAN, ARUN KUMAR, MCKINSEY, WESLEY O, HOSSAIN, SM ISTIAQUE
Format Patent
LanguageChinese
English
Published 11.10.2022
Subjects
ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:An electronic device comprising a lower deck and an upper deck adjacent to a source. Each of the lower deck and the upper deck comprise tiers of alternating conductive materials and dielectric materials. Each of the lower deck and the upper deck also comprise an array region and one or more non-array regions. Memory pillars are in the lower deck and the upper deck of the array region and the memory pillars are configured to be operably coupled to the source. Dummy pillars are in the upper deck of the one or more non-array regions and the dummy pillars are configured to be electrically isolated from the source. Another conductive material is in the upper deck and the lower deck of the one or more non-array regions. Additional electronic devices and related systems and methods of forming an electronic device are also disclosed.
Bibliography:Application Number: TW202110107564