TWI775283B

A memory system includes a controller that: in a case where first data being a read target is stored across a first storage area of a first plane and a second storage area of a second plane, causes a memory chip to perform sensing to second data including a first fragment of the first data; causes t...

Full description

Saved in:
Bibliographic Details
Main Author ENDO, SHIZUKA
Format Patent
LanguageChinese
Published 21.08.2022
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:A memory system includes a controller that: in a case where first data being a read target is stored across a first storage area of a first plane and a second storage area of a second plane, causes a memory chip to perform sensing to second data including a first fragment of the first data; causes the memory chip to perform sensing to third data including a second fragment of the first data stored in the second storage area; stores the second data in a first buffer; stores the third data in a second buffer; reads the first and second fragments from the first and second buffers respectively; combines the fragments to generate fourth data; and inputs the fourth data to an error correction circuit.
Bibliography:Application Number: TW202110102236