Method for manufacturing semiconductor devices and structures thereof

According to an embodiment of the present disclosure, a method of manufacturing semiconductor device includes: forming a first mandrel and a second mandrel over a mask layer; depositing a spacer layer over the first mandrel and the second mandrel; forming a line-end cut pattern over the spacer layer...

Full description

Saved in:
Bibliographic Details
Main Authors CHEN, CHIH-HAO, YEH, CHAO-KUEI, LIN, JIANN-HORNG, WU, YING-HAO, TIAN, CHIH-SHENG, PENG, TAI-YEN
Format Patent
LanguageChinese
English
Published 21.11.2021
Subjects
Online AccessGet full text

Cover

Loading…
Abstract According to an embodiment of the present disclosure, a method of manufacturing semiconductor device includes: forming a first mandrel and a second mandrel over a mask layer; depositing a spacer layer over the first mandrel and the second mandrel; forming a line-end cut pattern over the spacer layer between the first mandrel and the second mandrel; depositing a protection layer over the line-end cut pattern; etching the protection layer and exposing upper portion of the line-end cut pattern; reducing a width of the line-end cut pattern; etching the spacer layer to expose the first mandrel and the second mandrel; and patterning the mask layer using the etched spacer layer and the reduced line-end cut pattern as an etch mask.
AbstractList According to an embodiment of the present disclosure, a method of manufacturing semiconductor device includes: forming a first mandrel and a second mandrel over a mask layer; depositing a spacer layer over the first mandrel and the second mandrel; forming a line-end cut pattern over the spacer layer between the first mandrel and the second mandrel; depositing a protection layer over the line-end cut pattern; etching the protection layer and exposing upper portion of the line-end cut pattern; reducing a width of the line-end cut pattern; etching the spacer layer to expose the first mandrel and the second mandrel; and patterning the mask layer using the etched spacer layer and the reduced line-end cut pattern as an etch mask.
Author TIAN, CHIH-SHENG
LIN, JIANN-HORNG
PENG, TAI-YEN
YEH, CHAO-KUEI
WU, YING-HAO
CHEN, CHIH-HAO
Author_xml – fullname: CHEN, CHIH-HAO
– fullname: YEH, CHAO-KUEI
– fullname: LIN, JIANN-HORNG
– fullname: WU, YING-HAO
– fullname: TIAN, CHIH-SHENG
– fullname: PENG, TAI-YEN
BookMark eNrjYmDJy89L5WRw9U0tychPUUjLL1LITcwrTUtMLiktysxLVyhOzc1Mzs9LKU0uAcqlpJZlJqcWKyTmpSgUlxSVglQBuSUZqUWp-Wk8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-JNzT3MTM0sDAycmYCCUAGFw16g
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID TWI746900BB
GroupedDBID EVB
ID FETCH-epo_espacenet_TWI746900BB3
IEDL.DBID EVB
IngestDate Fri Jul 19 15:05:19 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_TWI746900BB3
Notes Application Number: TW20187139211
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211121&DB=EPODOC&CC=TW&NR=I746900B
ParticipantIDs epo_espacenet_TWI746900BB
PublicationCentury 2000
PublicationDate 20211121
PublicationDateYYYYMMDD 2021-11-21
PublicationDate_xml – month: 11
  year: 2021
  text: 20211121
  day: 21
PublicationDecade 2020
PublicationYear 2021
RelatedCompanies TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD
RelatedCompanies_xml – name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD
Score 3.4976664
Snippet According to an embodiment of the present disclosure, a method of manufacturing semiconductor device includes: forming a first mandrel and a second mandrel...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Method for manufacturing semiconductor devices and structures thereof
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211121&DB=EPODOC&locale=&CC=TW&NR=I746900B
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD7MKeqbTsV5Iw_St-J6WS8PReiNKXQbUt3eRtM0zAfbQTsEf70nsVVf9C0kEE4OnOR8Sb7vANy6VKO263DVHulMNXM7V50xM9SRrWe5wzQjk9Ubkqk1eTYfl-NlD9YdF0bqhL5LcUSMqBzjvZH79ebnEiuUfyvrO_qKXdV9nHqh0qJjRDOarimh70XzWTgLlCDw0oUyffIebIEDR_4O7IokWqjsRy--4KRsfh8o8RHszXGusjmG3sd6AAdBV3dtAPtJ-9yNzTby6hOIElnqmWCOSd6ycisICZJhSGrxvb0qhW4rjrFChj7JSka-tGG3CKiJSPOKip8CiaM0mKhoz-p76at00RnuG2fQL6uyOAfioksNizOOYMnkBXcyzjTH1nOTW5RTOoThn9Nc_DN2CYfCh4Jqp2tX0Ecri2s8cxt6I931Cag_iaM
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3PT8IwFH5BNOJNUSP-7MHstsh-sI7DYrINAsqAmCncyLquwYMbySAm_vW-VqZe9Na0SfP6kte-r-33PYDbLjMY7bpCp22T63ZKU93tcEtvUzNJXW5YiareEI2dwbP9MO_Ma7CsuDBKJ_RdiSNiRKUY72u1X69-LrFC9beyvGOv2FXc92Mv1LboGNGMYRpa6Hu96SScBFoQePFMGz95QypxYNvfgV0qtXll4vTiS07K6veB0j-EvSnOla-PoPaxbEIjqOquNWE_2j53Y3MbeeUx9CJV6plgjkneknwjCQmKYUhK-b29yKVuK47xTIU-SXJOvrRhNwioiUzzskKcAOn34mCgoz2L76Uv4llluG-dQj0v8uwMSBddajmCCwRLtsiEmwhuuNRMbeEwwVgLWn9Oc_7P2A00BnE0WoyG48cLOJD-lLQ707iEOlqcXeH5u2bXynWfQTaMkA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+for+manufacturing+semiconductor+devices+and+structures+thereof&rft.inventor=CHEN%2C+CHIH-HAO&rft.inventor=YEH%2C+CHAO-KUEI&rft.inventor=LIN%2C+JIANN-HORNG&rft.inventor=WU%2C+YING-HAO&rft.inventor=TIAN%2C+CHIH-SHENG&rft.inventor=PENG%2C+TAI-YEN&rft.date=2021-11-21&rft.externalDBID=B&rft.externalDocID=TWI746900BB