Data and data strobe circuits and operating protocol for double data rate memories

This is a circuit and protocol for relaxing the strobe to data relationship to permit the writing into and reading out of a double data rate DRAM array at data transfer rates higher than any known circuits that utilize a strobe and data protocol. This result is accomplished by modifying the prior ar...

Full description

Saved in:
Bibliographic Details
Main Authors FISCUS, TIMOTHY E, ROGERS, JIM L
Format Patent
LanguageEnglish
Published 11.10.2004
Edition7
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

More Information
Summary:This is a circuit and protocol for relaxing the strobe to data relationship to permit the writing into and reading out of a double data rate DRAM array at data transfer rates higher than any known circuits that utilize a strobe and data protocol. This result is accomplished by modifying the prior art write circuitry by adding a strobe generator coupled to both the data input and the strobe input to control the write circuit multi-latch and by modifying the prior art read circuit by coupling the initial and enable circuit to the data drivers and adding a data compare circuit that is coupled between the memory storage array and the strobe toggle to control the strobe. In this way the present invention relaxes the use of the strobe to data relationships for reads and writes except when there are no data transitions and ends the necessity of aligning the strobe with the data eye. By so eliminating the need for strobe to data eye alignment the present invention can use smaller data eyes and data transfer rates higher than those that can be utilized by the prior art circuits.
Bibliography:Application Number: TW20010124964