Semiconductor device and wiring structure suitable for efficiently laying out the wiring on each wiring layer

One embodiment of the present invention provides a semiconductor device and a wiring structure suitable for efficiently laying out the wiring on each wiring layer. According to one embodiment, in the semiconductor device, the first wiring extends along the first wiring track arranged on the outside....

Full description

Saved in:
Bibliographic Details
Main Authors HASEGAWA, TOMOHIRO, NAKAO, KOUJI, NASU, HIROSHI
Format Patent
LanguageChinese
English
Published 16.09.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract One embodiment of the present invention provides a semiconductor device and a wiring structure suitable for efficiently laying out the wiring on each wiring layer. According to one embodiment, in the semiconductor device, the first wiring extends along the first wiring track arranged on the outside. The first wiring is electrically connected to the first via plug configured under the first wiring track. The second wiring extends along the second wiring track arranged on the inside. The second wiring extends from the second wiring track to the first wiring track and is electrically connected to the second via plug configured under the first wiring track. The third wiring extends along the third wiring track arranged on the outside. The third wiring track is arranged on the opposite side of the first wiring track. The third wiring extends from the third wiring track to the first wiring track via the second wiring track and is electrically connected to the third via plug configured under the first wiring track.
AbstractList One embodiment of the present invention provides a semiconductor device and a wiring structure suitable for efficiently laying out the wiring on each wiring layer. According to one embodiment, in the semiconductor device, the first wiring extends along the first wiring track arranged on the outside. The first wiring is electrically connected to the first via plug configured under the first wiring track. The second wiring extends along the second wiring track arranged on the inside. The second wiring extends from the second wiring track to the first wiring track and is electrically connected to the second via plug configured under the first wiring track. The third wiring extends along the third wiring track arranged on the outside. The third wiring track is arranged on the opposite side of the first wiring track. The third wiring extends from the third wiring track to the first wiring track via the second wiring track and is electrically connected to the third via plug configured under the first wiring track.
Author NAKAO, KOUJI
HASEGAWA, TOMOHIRO
NASU, HIROSHI
Author_xml – fullname: HASEGAWA, TOMOHIRO
– fullname: NAKAO, KOUJI
– fullname: NASU, HIROSHI
BookMark eNqNy8sKwjAUBNAsdOHrH64fIEhrdS2iuLfgssR0YgPpTclD6d9bwe5dDcOcmYsJO8ZMtDe0Rjmuk4rOU42XUSDJNb2NN_ykEP0wJQ8KyUT5sCA9QGhtlAFH25OV_Ve6FCk2GI-OCVI1Yx0Q_FJMtbQBq18uxPpyLk_XDTpXIXRSgRGr8p5tsyzfF7vDMf_HfAA3xkSh
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID TW202236547A
GroupedDBID EVB
ID FETCH-epo_espacenet_TW202236547A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:51:42 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_TW202236547A3
Notes Application Number: TW202211120553
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220916&DB=EPODOC&CC=TW&NR=202236547A
ParticipantIDs epo_espacenet_TW202236547A
PublicationCentury 2000
PublicationDate 20220916
PublicationDateYYYYMMDD 2022-09-16
PublicationDate_xml – month: 09
  year: 2022
  text: 20220916
  day: 16
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies KIOXIA CORPORATION
RelatedCompanies_xml – name: KIOXIA CORPORATION
Score 3.5563393
Snippet One embodiment of the present invention provides a semiconductor device and a wiring structure suitable for efficiently laying out the wiring on each wiring...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Semiconductor device and wiring structure suitable for efficiently laying out the wiring on each wiring layer
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220916&DB=EPODOC&locale=&CC=TW&NR=202236547A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qFfWmVdH6YAXJLWizSUwPRWweFKEPNNreysasWIlJaVKK_npn1sZ60du-XzA7M7sz3wBcoETgNF9QyRENbummxSPdQU6iX3NbWtLAPip-Srdndx7Nu5E1qsBb6QujcEIXChwRKeoZ6b1Q9_V09YjlKdvK_DKaYFF2E4QtT1tqx4aB7M_WvHbLH_S9vqu5biscar17Vccp0O7tGqyTGE04-_5Tm7xSpr9ZSrADGwMcLS12ofL5WoMtt4y8VoPN7vLDG5NL2sv34P2B7NizlABasxmLJdE4E2nMFhN6nGPfULDzmWT5HDX-KJEMJVImFUgEzpR8sESQVxPL5gVDwa_smKWMbCrLLDaSs304D_zQ7ei47vHPIY3D4WqL_ACqaZbKQ2DCsZyYx-SME5lxbKF25jiSCyMSTVMYV0dQ_3uc-n-Vx7BNGbKdaNgnUMU9ylNk0EV0pk72C3eXlvo
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaP4VROzt0VZtzEeiJENgspXdApvpGM1YnAjMEL0r_euMvFF37pe27VNbvexu98BXKBG4JRf0MgRRW7ppsUD3UFJope4LS1p4BxVP6XVthtP5l3f6mfgLc2FUTihCwWOiBw1RH5P1Pd6snJieSq2cnYZjLArvq77FU9bWseGgeLP1rxqpdbteB1Xc92K39PaD4rGqdDuzRqslwidl1Sn5yplpUx-i5T6Nmx0cbUo2YHM52secm5aeS0Pm63lD29sLnlvtgvvjxTHHkcE0BpPWSiJx5mIQrYYkXOOfUPBzqeSzeZo8QdjyVAjZVKBROCbxh9sLCiricXzhKHil06MI0YxlekjDpLTPTiv13y3oeO-Bz-XNPB7qyPyfchGcSQPgAnHckIeUjJOYIahhdaZ40gujECUTWFcHULh73UK_xHPINfwW81B87Z9fwRbRKA4iqJ9DFk8rzxBYZ0Ep-qWvwCwk5nn
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+device+and+wiring+structure+suitable+for+efficiently+laying+out+the+wiring+on+each+wiring+layer&rft.inventor=HASEGAWA%2C+TOMOHIRO&rft.inventor=NAKAO%2C+KOUJI&rft.inventor=NASU%2C+HIROSHI&rft.date=2022-09-16&rft.externalDBID=A&rft.externalDocID=TW202236547A