Receiver circuit and data receiver

A receiver circuit has a first stage circuit having a first stage input and a first stage output, the first stage output setting a first stage common mode voltage; a second stage circuit having a second stage input connected to the first stage output, and a second stage output setting a second stage...

Full description

Saved in:
Bibliographic Details
Main Authors YANG, SHANGI, CHIH, JHEN-SHENG
Format Patent
LanguageChinese
English
Published 16.08.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A receiver circuit has a first stage circuit having a first stage input and a first stage output, the first stage output setting a first stage common mode voltage; a second stage circuit having a second stage input connected to the first stage output, and a second stage output setting a second stage common mode voltage; and a buffer circuit having a trip point voltage, connected to the second stage output. The first stage circuit can include circuit elements configured to establish the first stage common mode voltage so that the second stage common mode voltage matches the trip point voltage. The second stage circuit can include a self-biased amplifier.
Bibliography:Application Number: TW202110136167