Fully valid-gated read and write for low power array

In an array that qualifies each row according to a valid/invalid state, each row may each include valid-gated read circuitry to conditionally block a read wordline from toggling unless the row stores a data word that has a valid state or a read force signal is asserted. Furthermore, in a write opera...

Full description

Saved in:
Bibliographic Details
Main Authors MARTZLOFF, JASON PHILIP, SWEITZER, ROBERT ANDREW, HOFF, DAVID PAUL
Format Patent
LanguageChinese
English
Published 16.02.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In an array that qualifies each row according to a valid/invalid state, each row may each include valid-gated read circuitry to conditionally block a read wordline from toggling unless the row stores a data word that has a valid state or a read force signal is asserted. Furthermore, in a write operation, each row may have valid-gated write circuitry that conditionally blocks a write wordline from toggling unless input data to be written to the row has a valid state or a write force signal is asserted. Moreover, output latch clocking may be blocked from toggling unless a row to be read stores a data word that has a valid state or the read force signal is asserted, and input latch clocking may also be blocked unless the input data to be written has a valid state or the write force signal is asserted.
Bibliography:Application Number: TW20160112982