Circuit board structure and method for manufacturing the same
A method for manufacturing a circuit board structure is provided. First, a first circuit layer is formed on a carrier. Then, a first dielectric layer is formed on the carrier and the first circuit layer. Then, at least one first hole is formed in the first dielectric layer to expose a part of the fi...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | Chinese English |
Published |
16.12.2016
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method for manufacturing a circuit board structure is provided. First, a first circuit layer is formed on a carrier. Then, a first dielectric layer is formed on the carrier and the first circuit layer. Then, at least one first hole is formed in the first dielectric layer to expose a part of the first circuit layer. Then, a second dielectric layer is formed on the first dielectric layer and the first circuit layer. Then, at least one ditch and at least one second hole are formed in the second dielectric layer, in which the ditch exposes a part of the first dielectric layer, and the second hole exposes a part of the first circuit layer. Finally, a metal layer is filled in the ditch and the second hole. |
---|---|
AbstractList | A method for manufacturing a circuit board structure is provided. First, a first circuit layer is formed on a carrier. Then, a first dielectric layer is formed on the carrier and the first circuit layer. Then, at least one first hole is formed in the first dielectric layer to expose a part of the first circuit layer. Then, a second dielectric layer is formed on the first dielectric layer and the first circuit layer. Then, at least one ditch and at least one second hole are formed in the second dielectric layer, in which the ditch exposes a part of the first dielectric layer, and the second hole exposes a part of the first circuit layer. Finally, a metal layer is filled in the ditch and the second hole. |
Author | HU, DYIUNG CHEN, YU-HUA CHENG, SHIH-LIANG |
Author_xml | – fullname: CHENG, SHIH-LIANG – fullname: HU, DYIUNG – fullname: CHEN, YU-HUA |
BookMark | eNrjYmDJy89L5WSwdc4sSi7NLFFIyk8sSlEoLikqTS4pLUpVSMxLUchNLcnIT1FIyy9SyE3MK01LBEll5qUrlGSkKhQn5qbyMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL4kHAjA0MzExNjE3NHY2LUAABCRzI2 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | TW201644347A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_TW201644347A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:28:32 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | Chinese English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_TW201644347A3 |
Notes | Application Number: TW20150119260 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161216&DB=EPODOC&CC=TW&NR=201644347A |
ParticipantIDs | epo_espacenet_TW201644347A |
PublicationCentury | 2000 |
PublicationDate | 20161216 |
PublicationDateYYYYMMDD | 2016-12-16 |
PublicationDate_xml | – month: 12 year: 2016 text: 20161216 day: 16 |
PublicationDecade | 2010 |
PublicationYear | 2016 |
RelatedCompanies | UNIMICRON TECHNOLOGY CORP |
RelatedCompanies_xml | – name: UNIMICRON TECHNOLOGY CORP |
Score | 3.1837542 |
Snippet | A method for manufacturing a circuit board structure is provided. First, a first circuit layer is formed on a carrier. Then, a first dielectric layer is formed... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PERFORMING OPERATIONS PRINTED CIRCUITS TRANSPORTING |
Title | Circuit board structure and method for manufacturing the same |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161216&DB=EPODOC&locale=&CC=TW&NR=201644347A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qFfWmVdH6YAXJLZiYR-shiN0kFKEPJNreSjbZ0AhNSpMg-Oud3abWi972Acu-Zueb3Z1vAO4sFuqJxh_VB4sz1YxwGyNOFvGIcXckiCC0RFzoD4Z2_818mVrTBnxsfGEkT-inJEdEiYpQ3kt5Xi-3l1iu_FtZ3LMUi_InP3BcpbaOdcGHZStuz_HGI3dEFUqdYKIMX2WdaRpm53kHdhFGd4Q0eO894ZWy_K1S_CPYG2NrWXkMja95Cw7oJvJaC_YH9YM3JmvZK07AoekqqtKSsBxXlayJX6sVJ2EWk3UgaIIIlCzCrBLuCtL_kCC-I0W44Kdw63sB7avYj9nPoGfBZNtl4wyaWZ7xcyBal3VjLTJ4goaTbccILwSzrGDushminwto_91O-7_KSzgUGfFVQ7evoImj4NeocEt2I2fqGygRhAw |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaP4VROzt8XBtoIPi5EOgspXzBTeyLp1ERM2wraY-Nd7LSC-6FvTSy69ttf--nG_A7ixuV-NDHGn12zBdSvAaYw4WeYjxtkRIYIwInmh3-vTzqv1NLbHBfhYx8IontBPRY6IHhWgv2dqvZ5vLrFc9bcyveVTrEru257jaqvTcVXyYVHNbTqt4cAdMI0xxxtp_RclsyzTqj9swTZC7Lr0htZbU0alzH9vKe192Bmitjg7gMLXexlKbJ15rQy7vdWDNxZXvpcegsOmiyCfZoQnOKpkSfyaLwTx45AsE0ETRKBk5se5DFdQ8YcE8R1J_Zk4gut2y2MdHdsx-TF64o02TTaPoRgnsTgBYjR4IzQCU0R4cKI0RHghmWUlcxfliH5OofK3nsp_wisodbxed9J97D-fwZ4UyG8bVXoORbRIXODmm_FL1WvfhN-G_w |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Circuit+board+structure+and+method+for+manufacturing+the+same&rft.inventor=CHENG%2C+SHIH-LIANG&rft.inventor=HU%2C+DYIUNG&rft.inventor=CHEN%2C+YU-HUA&rft.date=2016-12-16&rft.externalDBID=A&rft.externalDocID=TW201644347A |