Wafer treatment method and fabricating method of MOS transistor

A wafer treatment method is provided including the followings. A wafer is provided, wherein the wafer includes a substrate, a first oxide layer located on a front side of the substrate and a second oxide layer located on a back side of the substrate. An etching process is performed to entirely remov...

Full description

Saved in:
Bibliographic Details
Main Authors CHEN, JUNGING, HUANG, RUEI-HAO
Format Patent
LanguageChinese
English
Published 01.01.2013
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A wafer treatment method is provided including the followings. A wafer is provided, wherein the wafer includes a substrate, a first oxide layer located on a front side of the substrate and a second oxide layer located on a back side of the substrate. An etching process is performed to entirely remove the first oxide layer. A fabricating method of a MOS transistor applying the wafer treatment method is also provided.
AbstractList A wafer treatment method is provided including the followings. A wafer is provided, wherein the wafer includes a substrate, a first oxide layer located on a front side of the substrate and a second oxide layer located on a back side of the substrate. An etching process is performed to entirely remove the first oxide layer. A fabricating method of a MOS transistor applying the wafer treatment method is also provided.
Author HUANG, RUEI-HAO
CHEN, JUNGING
Author_xml – fullname: CHEN, JUNGING
– fullname: HUANG, RUEI-HAO
BookMark eNrjYmDJy89L5WSwD09MSy1SKClKTSzJTc0rUchNLcnIT1FIzEtRSEtMKspMTizJzEuHCeenKfj6BwOVJ-YVZxaX5BfxMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL4kHAjA0NjILIwcDQmRg0AkMQykQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID TW201301380A
GroupedDBID EVB
ID FETCH-epo_espacenet_TW201301380A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:36:32 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_TW201301380A3
Notes Application Number: TW20110122247
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130101&DB=EPODOC&CC=TW&NR=201301380A
ParticipantIDs epo_espacenet_TW201301380A
PublicationCentury 2000
PublicationDate 20130101
PublicationDateYYYYMMDD 2013-01-01
PublicationDate_xml – month: 01
  year: 2013
  text: 20130101
  day: 01
PublicationDecade 2010
PublicationYear 2013
RelatedCompanies UNITED MICROELECTRONICS CORP
RelatedCompanies_xml – name: UNITED MICROELECTRONICS CORP
Score 2.984522
Snippet A wafer treatment method is provided including the followings. A wafer is provided, wherein the wafer includes a substrate, a first oxide layer located on a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Wafer treatment method and fabricating method of MOS transistor
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130101&DB=EPODOC&locale=&CC=TW&NR=201301380A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSU0yNzYxSzbXTbYwNtMFshJ1LVNSUnRBVxcBq0sDYH8MtFHY18_MI9TEK8I0gokhC7YXBnxOaDn4cERgjkoG5vcScHldgBjEcgGvrSzWT8oECuXbu4XYuqhBe8fAAhmYxNRcnGxdA_xd_J3VnJ1tQ8LV_IKgcsYWBo7MDKzAZrQ5KDe4hjmBdqUUIFcpboIMbAFA0_JKhBiYqjKEGTidYTevCTNw-EInvIFMaN4rFmGwD09MSy1SgK8MV4Bc_qyQmJeikJaYBLnuJy8dJpyfpuDrHwxUDqyLwEeBiDIourmGOHvoAl0SD_d2fEg4wtHGYgwsefl5qRIMConAHl2iUYopsKNkbpKWZADqsBikATu5xqnA3oGRoSSDFG5zpPBJSjNwGYEvewANMMgwsJQUlabKAqvckiQ5cFgBAPQOhNw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSU0yNzYxSzbXTbYwNtMFshJ1LVNSUnRBVxcBq0sDYH8MtFHY18_MI9TEK8I0gokhC7YXBnxOaDn4cERgjkoG5vcScHldgBjEcgGvrSzWT8oECuXbu4XYuqhBe8fAAhmYxNRcnGxdA_xd_J3VnJ1tQ8LV_IKgcsYWBo7MDKzAJrY5KDe4hjmBdqUUIFcpboIMbAFA0_JKhBiYqjKEGTidYTevCTNw-EInvIFMaN4rFmGwD09MSy1SgK8MV4Bc_qyQmJeikJaYBLnuJy8dJpyfpuDrHwxUDqyLwEeBiDIourmGOHvoAl0SD_d2fEg4wtHGYgwsefl5qRIMConAHl2iUYopsKNkbpKWZADqsBikATu5xqnA3oGRoSSDFG5zpPBJyjNweoT4-sT7ePp5SzNwGYEvfgANNsgwsJQUlabKAqvfkiQ5cLgBAFtBh88
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Wafer+treatment+method+and+fabricating+method+of+MOS+transistor&rft.inventor=CHEN%2C+JUNGING&rft.inventor=HUANG%2C+RUEI-HAO&rft.date=2013-01-01&rft.externalDBID=A&rft.externalDocID=TW201301380A