Idle state adjusting method and logical chip and computer system using the same
The present invention relates to an idle state adjusting method applied between a Central Processing Unit (CPU) of a computer system and a peripheral controller which is connected to a peripheral component. At first, the peripheral component and the peripheral controller at the idle state assert a s...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | Chinese English |
Published |
01.06.2007
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | The present invention relates to an idle state adjusting method applied between a Central Processing Unit (CPU) of a computer system and a peripheral controller which is connected to a peripheral component. At first, the peripheral component and the peripheral controller at the idle state assert a signal to the CPU every a first time interval in response to the working state of the CPU. Next, the peripheral component and the peripheral controller at the idle state assert a signal to the CPU every a second time interval in response to the idle state of the CPU, wherein the second time interval is longer than the first time interval. |
---|---|
Bibliography: | Application Number: TW20050140484 |