Systems and methods for using synthetic instructions in a virtual machine

The present invention compensates for the shortcomings in x86 processor architectures by providing a set of "synthetic instructions" that cause a trap and thereby provide an opportunity for the virtual machine (VM) to process the instructions safety. By using instruction that are "ill...

Full description

Saved in:
Bibliographic Details
Main Author TRAUT, ERIC
Format Patent
LanguageChinese
English
Published 16.06.2005
Subjects
Online AccessGet full text

Cover

Loading…