Thin film transistor with a self-aligned lightly doped structure and its manufacturing method

A kind of thin film transistor with a self-aligned lightly doped structure and its manufacturing method are provided in the present invention. At first, a substrate is provided; and a semiconductor layer is formed on the substrate surface. Then, a gate insulation layer is sequentially formed on the...

Full description

Saved in:
Bibliographic Details
Main Authors DENG, DE-HUA, CHANG, SHINANG, FANG, CHUN-HSIANG, TSAI, YAW-MING
Format Patent
LanguageChinese
English
Published 01.11.2004
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A kind of thin film transistor with a self-aligned lightly doped structure and its manufacturing method are provided in the present invention. At first, a substrate is provided; and a semiconductor layer is formed on the substrate surface. Then, a gate insulation layer is sequentially formed on the semiconductor layer such that the gate insulation layer covers part of the semiconductor layer surface. Then, a conducting layer is formed on the gate insulation layer and is undergone with an etching process to expose part of the gate insulation layer. An ion implantation process is then conducted onto the semiconductor layer to form the first doped region on the semiconductor layer, which is covered by gate insulation layer, and to form the second doped region on the semiconductor layer that is exposed from the surface.
AbstractList A kind of thin film transistor with a self-aligned lightly doped structure and its manufacturing method are provided in the present invention. At first, a substrate is provided; and a semiconductor layer is formed on the substrate surface. Then, a gate insulation layer is sequentially formed on the semiconductor layer such that the gate insulation layer covers part of the semiconductor layer surface. Then, a conducting layer is formed on the gate insulation layer and is undergone with an etching process to expose part of the gate insulation layer. An ion implantation process is then conducted onto the semiconductor layer to form the first doped region on the semiconductor layer, which is covered by gate insulation layer, and to form the second doped region on the semiconductor layer that is exposed from the surface.
Author FANG, CHUN-HSIANG
DENG, DE-HUA
CHANG, SHINANG
TSAI, YAW-MING
Author_xml – fullname: DENG, DE-HUA
– fullname: CHANG, SHINANG
– fullname: FANG, CHUN-HSIANG
– fullname: TSAI, YAW-MING
BookMark eNqNiksKwjAQQLPQhb87jAco1LYXEFE8QMGVlKGZNIF0UjJTxNtbwQO4erzH25oVJ6aNebY-MLgQR9CMLEE0ZXgF9YAgFF2BMQxMFhZ4jW-waVpMNM-9zpkA2UJQgRF5dvhtgQcYSX2ye7N2GIUOP-7M8XZtL_eCptSRTNgTk3btoyrLpqqbU3mu_3k-Yz4-ZA
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID TW200423410A
GroupedDBID EVB
ID FETCH-epo_espacenet_TW200423410A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:27:20 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_TW200423410A3
Notes Application Number: TW20030109879
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041101&DB=EPODOC&CC=TW&NR=200423410A
ParticipantIDs epo_espacenet_TW200423410A
PublicationCentury 2000
PublicationDate 20041101
PublicationDateYYYYMMDD 2004-11-01
PublicationDate_xml – month: 11
  year: 2004
  text: 20041101
  day: 01
PublicationDecade 2000
PublicationYear 2004
RelatedCompanies TOPPOLY OPTOELECTRONICS CORP
RelatedCompanies_xml – name: TOPPOLY OPTOELECTRONICS CORP
Score 2.7069738
Snippet A kind of thin film transistor with a self-aligned lightly doped structure and its manufacturing method are provided in the present invention. At first, a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Thin film transistor with a self-aligned lightly doped structure and its manufacturing method
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041101&DB=EPODOC&locale=&CC=TW&NR=200423410A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6LzgwjSt2K3dWv6MMS1HUPYB1LdXmSkXTInXTtsh-hf7yVbnS_6lg8IycHd73LJ_Q7gRrCgEnJh6HRCmS4RSqfCruuI1iIUgahbiqeg22t0nsyHUX1UgLc8F0bxhH4ockTUqBD1PVP2erEJYrnqb2V6G8xwKLlr-01Xy2_HJqJZRXNbTW_Qd_uO5jhNf6j1HtVcFS22cb8F29KNljz73nNLZqUsfkNK-wB2BrhanB1C4eu1BHtOXnmtBLvd9YM3Nte6lx7BiyyxScQsmpNMAozi9yAyjkoYSXkkdHSpp2g1SSQv3NEnmSQL7K0YYpfvnLB4QmZZSuYsXsqEBpWhSFY1pI_huu35TkfHfY5_hDL2h5sj1U6gGCcxPwViC9TBqs2pQN-AMoPRWiNkhsmpZYV2aJ5B-e91yv9NnsP-iuRQhh8uoIib55cIyFlwpST5DdxvkZ0
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUYP4VROzt8UBg3UPxMgGQeUrZgovhnSjVcwYxI0Y_eu9FhBf9K0fSdNecve7Xnu_A7gUzC8EXBg6HVGmS4TSqbDLOqK1CIQvypbiKWh3Ks1H825QHqTgbZULo3hCPxQ5ImpUgPqeKHs9WwexXPW3Mr7yxzg0vW54VVdb3Y5NRLOC5taq9V7X7Tqa41S9vtZ5UHNFtNjGzQZsWpKdV7pOTzWZlTL7DSmNXdjq4WpRsgepr9csZJxV5bUsbLeXD97YXOpevA_PssQmEeNwQhIJMIrfg8g4KmEk5qHQ0aV-QatJQnnhDj_JaDrD3oIhdv7OCYtGZJzEZMKiuUxoUBmKZFFD-gAuGnXPaeq4z-GPUIZef32k0iGko2nEc0BsgTpYtDkV6BtQZjBaqgTMMDm1rMAOzCPI_71O_r_Jc8g0vXZr2Lrt3B_DzoLwUIYiTiCNB-GnCM6Jf6ak-g3Ve5SK
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Thin+film+transistor+with+a+self-aligned+lightly+doped+structure+and+its+manufacturing+method&rft.inventor=DENG%2C+DE-HUA&rft.inventor=CHANG%2C+SHINANG&rft.inventor=FANG%2C+CHUN-HSIANG&rft.inventor=TSAI%2C+YAW-MING&rft.date=2004-11-01&rft.externalDBID=A&rft.externalDocID=TW200423410A