INTEGRATED CIRCUIT SIDE-CHANNEL MITIGATION MECHANISM
An apparatus to facilitate mitigation of side-channel attacks in a computer system platform is disclosed. The apparatus comprises a cryptographic circuitry, including a plurality of crypto unctional units (CFUs) to perform cryptographic algorithms; and jammer circuitry to generate noise to protect t...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
08.06.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | An apparatus to facilitate mitigation of side-channel attacks in a computer system platform is disclosed. The apparatus comprises a cryptographic circuitry, including a plurality of crypto unctional units (CFUs) to perform cryptographic algorithms; and jammer circuitry to generate noise to protect the plurality of CFUs from side-channel attacks. |
---|---|
Bibliography: | Application Number: NL20222031597 |