METHOD FOR OPTIMIZING AUTOMATIC PLACE AND ROUTE LAYOUT FOR FULL SCAN CIRCUITS

요약없음 A computer integrated circuit arrangement including flip-flop circuits, buffers, and combinatorial circuit elements in which the flip-flop circuits are arranged in rows with buffers which may be connected to drive signals to those flip-flop circuits, the flip-flop circuits having conductors des...

Full description

Saved in:
Bibliographic Details
Main Authors JIYOUZEFU, SANRAMU YANGU, SUTEFUAN, RUSU
Format Patent
LanguageEnglish
Korean
Published 28.03.1997
Edition6
Subjects
BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
SEMICONDUCTOR DEVICES
TESTING
Online AccessGet full text

Cover

More Information
Summary:요약없음 A computer integrated circuit arrangement including flip-flop circuits, buffers, and combinatorial circuit elements in which the flip-flop circuits are arranged in rows with buffers which may be connected to drive signals to those flip-flop circuits, the flip-flop circuits having conductors designed to carry global signals arranged to traverse the width of the flip-flop circuits and provide input and output terminals to match input and output terminals of adjacent flip-flop circuits.
Bibliography:Application Number: KR19910019075