METHOD OF MANUFACTURING CAPACITOR OF SEMICONDUCTOR MEMORY DEVICE

forming a polysilicon layer and heavily doped polysilicon layer in an alternation manner on an interlevel insulating layer formed on a MOS transistor formed on a substrate, to be connected to the drain or source of the MOS transistor; forming a trench on a contact region in which the drain of the MO...

Full description

Saved in:
Bibliographic Details
Main Authors KIM, YONG - BAE, KIM, BYONG - RYOL, PARK, MUN - KYU
Format Patent
LanguageEnglish
Korean
Published 15.10.1994
Edition5
Subjects
Online AccessGet full text

Cover

Loading…
Abstract forming a polysilicon layer and heavily doped polysilicon layer in an alternation manner on an interlevel insulating layer formed on a MOS transistor formed on a substrate, to be connected to the drain or source of the MOS transistor; forming a trench on a contact region in which the drain of the MOS transistor and a storage node of a capacitor are connected to each other; forming a polysilicon layer on the overall surface of the substrate to form the storage node in the trench; patterning the layers placed on the trench, selectively removing the heavily doped polysilicon layer, forming a dielectric layer on the overall surface of the substrate; and forming a plate electrode on the dielectric layer; thereby forming a fin-structure capacitor.
AbstractList forming a polysilicon layer and heavily doped polysilicon layer in an alternation manner on an interlevel insulating layer formed on a MOS transistor formed on a substrate, to be connected to the drain or source of the MOS transistor; forming a trench on a contact region in which the drain of the MOS transistor and a storage node of a capacitor are connected to each other; forming a polysilicon layer on the overall surface of the substrate to form the storage node in the trench; patterning the layers placed on the trench, selectively removing the heavily doped polysilicon layer, forming a dielectric layer on the overall surface of the substrate; and forming a plate electrode on the dielectric layer; thereby forming a fin-structure capacitor.
Author KIM, BYONG - RYOL
KIM, YONG - BAE
PARK, MUN - KYU
Author_xml – fullname: KIM, YONG - BAE
– fullname: KIM, BYONG - RYOL
– fullname: PARK, MUN - KYU
BookMark eNrjYmDJy89L5WRw8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXcHYMcHT2DPEPAkkFu_p6Ovv7uYQ6gwR8XX39gyIVXFzDPJ1deRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJvHeQpYmBgYGlmZGxk5OhMXGqAH7HLYg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 반도체 기억장치의 캐패시터 제조방법
Edition 5
ExternalDocumentID KR940009623BB1
GroupedDBID EVB
ID FETCH-epo_espacenet_KR940009623BB13
IEDL.DBID EVB
IngestDate Fri Aug 30 05:41:13 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR940009623BB13
Notes Application Number: KR19910019754
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941015&DB=EPODOC&CC=KR&NR=940009623B1
ParticipantIDs epo_espacenet_KR940009623BB1
PublicationCentury 1900
PublicationDate 19941015
PublicationDateYYYYMMDD 1994-10-15
PublicationDate_xml – month: 10
  year: 1994
  text: 19941015
  day: 15
PublicationDecade 1990
PublicationYear 1994
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 2.4098198
Snippet forming a polysilicon layer and heavily doped polysilicon layer in an alternation manner on an interlevel insulating layer formed on a MOS transistor formed on...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRICITY
Title METHOD OF MANUFACTURING CAPACITOR OF SEMICONDUCTOR MEMORY DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941015&DB=EPODOC&locale=&CC=KR&NR=940009623B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhT1Dedih9TCkrfimubre6haJukbI42o7ZjPo02S0EG23AV_75J6ZxPewt3cFyOXO5yuQ-AR0v6FGbObUNw5BhoLhwjE0IYfdGxnUIgi3MV0A-j3iBFb9PutAGLbS1M1Sf0p2qOKDWKS30vq_t6vQtikSq3cvOUf0rQ6iVIXKLP63IxJE9YVye-S8eMMKxj7I5iPYpdNf9beuuW7cun0oH0ox2lDnTiq7KU9X-bEpzC4ViSW5Zn0FisWnCMt6PXWnAU1j_eclkr3-YcXkOaDBjRWKCFXpQGHk5SlcugYW_s4WHCYoV6V4JlEUmxAoQ0ZPGHRuhkiOkFPAQ0wQNDsjL72_hsFO_Y9k37EprL1VJcgWb2eVYgoYxrhnqZmfesZ7PD83nHzAvp8l1Dex-lm_3oWzipOgarvI1uG5rl17e4k6a3zO8rkf0CXSWB-Q
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8BhTnG86FT-mFpS-Fdc2W91D0TZN6dzSjtqO-VTaLAMZbMNV_PsmZXM-7S3cwXE5crnL5T4AHg3hU-gFMzXOkKWhKbe0nHOu9XjbtGYcGYzJgD4Nu0GK3iadSQ3m21qYqk_oT9UcUWgUE_peVvf1ahfE8qrcyvVT8SlAyxc_sT11uikXQ-KEdVTPtcko8iKsYmwPYjWMbTn_W3jrhumKp9KB8LEtqQ5k7MqylNV_m-KfwOFIkFuUp1CbL5vQwNvRa004opsfb7HcKN_6DF4pSYLIUyJfoU6Y-g5OUpnLoGBn5OB-EsUS9S4FG4VeiiWAEhrFH4pHxn1MzuHBJwkONMFK9rfxbBDv2HZ18wLqi-WCX4Ki91g-Q1wa1xx1c73oGs96mxXTtl7MhMt3Ba19lK73o--hESR0mA374eAGjqvuwTKHo9OCevn1zW-FGS6Lu0p8v6DchOw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+OF+MANUFACTURING+CAPACITOR+OF+SEMICONDUCTOR+MEMORY+DEVICE&rft.inventor=KIM%2C+YONG+-+BAE&rft.inventor=KIM%2C+BYONG+-+RYOL&rft.inventor=PARK%2C+MUN+-+KYU&rft.date=1994-10-15&rft.externalDBID=B1&rft.externalDocID=KR940009623BB1