INTERRUPT CONTROLLER
In an interrupt control unit (1), an interrupt mask circuit (2) has at least one interrupt mask bit. This interrupt mask bit decides whether the unit is set to an interrupt enabled state or interrupt disabled state. In this invention, said mask bit is connected to a received channel inform line (32)...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English Korean |
| Published |
23.06.1994
|
| Edition | 5 |
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | In an interrupt control unit (1), an interrupt mask circuit (2) has at least one interrupt mask bit. This interrupt mask bit decides whether the unit is set to an interrupt enabled state or interrupt disabled state. In this invention, said mask bit is connected to a received channel inform line (32) from which said mask bit is informed of the acceptance of interruptions by an outside processor (40). Having been informed of said acceptance through said received channel inform line (32), said mask bit is set to an interrupt disabled state so as to prohibit the execution of successive interruptions. As a result, the interrupt overflow, especially in the level 0, can be effectively prevented. |
|---|---|
| AbstractList | In an interrupt control unit (1), an interrupt mask circuit (2) has at least one interrupt mask bit. This interrupt mask bit decides whether the unit is set to an interrupt enabled state or interrupt disabled state. In this invention, said mask bit is connected to a received channel inform line (32) from which said mask bit is informed of the acceptance of interruptions by an outside processor (40). Having been informed of said acceptance through said received channel inform line (32), said mask bit is set to an interrupt disabled state so as to prohibit the execution of successive interruptions. As a result, the interrupt overflow, especially in the level 0, can be effectively prevented. |
| Author | TERUYAMA, TATSUO |
| Author_xml | – fullname: TERUYAMA, TATSUO |
| BookMark | eNrjYmDJy89L5WQQ8fQLcQ0KCg0IUXD29wsJ8vfxcQ3iYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kGWJgYGBqbmFpZOTobGxKkCAOZPIcI |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| DocumentTitleAlternate | 인터럽트제어장치 |
| Edition | 5 |
| ExternalDocumentID | KR940005789BB1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_KR940005789BB13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 15:49:59 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English Korean |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_KR940005789BB13 |
| Notes | Application Number: KR19910012989 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940623&DB=EPODOC&CC=KR&NR=940005789B1 |
| ParticipantIDs | epo_espacenet_KR940005789BB1 |
| PublicationCentury | 1900 |
| PublicationDate | 19940623 |
| PublicationDateYYYYMMDD | 1994-06-23 |
| PublicationDate_xml | – month: 06 year: 1994 text: 19940623 day: 23 |
| PublicationDecade | 1990 |
| PublicationYear | 1994 |
| RelatedCompanies | TOSHIBA CO., LTD |
| RelatedCompanies_xml | – name: TOSHIBA CO., LTD |
| Score | 2.4061775 |
| Snippet | In an interrupt control unit (1), an interrupt mask circuit (2) has at least one interrupt mask bit. This interrupt mask bit decides whether the unit is set to... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| Title | INTERRUPT CONTROLLER |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940623&DB=EPODOC&locale=&CC=KR&NR=940005789B1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8NADA9jfr5pp_gxZaD07RB7_XwoQq8tw21tKZ3sbbTXFmTghq3475s7O-fTXnOQuwvkklySXwAei1yAopUWMZyaE53rlOSGnRMBZVKbps3rUmR0Z5E5nuuvC2PRg9W2F0bihH5LcETUKI763sr3erP7xPJlbWXzVLwjaf0SZq6vll27GJonjaq-5wZJ7MdMZcydpGqUumL-N7omtuNhqHSAfrQl1CF480Rbyua_TQnP4DBBdh_tOfRWawVO2Hb0mgLHsy7jrcCRLNHkDRI7NWwGMJBAtuk8yUYsjrI0nk6D9AIewiBjY4IbLf-utZyku0N5z_QS-hjwV1cwoiVGMRrXao3m6M2YuVPpdYWm3rJRsha_huE-Tjf7l2_h9BcP2CQaHUK__fyq7tCwtsW9FMgP8gx4eA |
| link.rule.ids | 230,309,783,888,25576,76876 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KfdSbpoqPqgUltyDmnUMQ8iKaJyGV3kK6SaAUbDER_76za2o99ToLs7sDszOzM_MNwOOipKBolSYoRkMEmciSUCp6KVAok0ZVddJUNKMbxao_k9_mynwAq20vDMMJ_WbgiKhRBPW9Y-_1ZveJ5bDayvZpsUTS-sXLTYev-nYxNE-ixDuW6aaJk9i8bZtBxseZSed_o2uiGxaGSgfoY2tUHdx3i7albP7bFO8UDlNk99GdwWC15mBkb0evcXAc9RlvDo5YiSZpkdirYTuGMQOyzWZpPrWTOM-SMHSzc3jw3Nz2Bdyo-LtWEWS7Q1nP0gUMMeCvL2EqVRjFiERsRKlEb0YtjVpuajT1mo6S1cgVTPZxut6_fA8jP4_CInyNgxs4-cUGVgVRmsCw-_yqb9HIdos7JpwfwlV7aw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTERRUPT+CONTROLLER&rft.inventor=TERUYAMA%2C+TATSUO&rft.date=1994-06-23&rft.externalDBID=B1&rft.externalDocID=KR940005789BB1 |