DECODING METHOD OF SEMICONDUCTOR MEMORY DEVICE
A semiconductor memory device has a memory cell matrix in which a plurality of memory cells are connected in rows by work lines and in columns by bit lines. The device comprises cell row groups each of which is formed by memory cell rows commonly activated by several row address signals at a first s...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
26.12.1992
|
Edition | 5 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor memory device has a memory cell matrix in which a plurality of memory cells are connected in rows by work lines and in columns by bit lines. The device comprises cell row groups each of which is formed by memory cell rows commonly activated by several row address signals at a first selection stage, a row group selection decoder having the smallest decoding circuits as a first stage decoder each connected to the row group(s) by first stage word line and commonly activating any group(s) at the first row selection stage by several row address signals, and a row selection decoder as a second stage decoder having the smallest decoding units entirely provided in the matrix and each activating any cell row(s) at a second selection stage by remaining row address signals. |
---|---|
Bibliography: | Application Number: KR19890010406 |