INTEGRATED CIRCUIT INCLUDING STANDARD CELL AND METHOD FOR DESIGNING THE SAME
An integrated circuit according to an exemplary embodiment of the present disclosure includes: a plurality of standard cells including first and second standard cells disposed adjacent to each other in a first direction; and first to third metal layers sequentially stacked in a vertical direction. W...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English Korean |
Published |
21.02.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An integrated circuit according to an exemplary embodiment of the present disclosure includes: a plurality of standard cells including first and second standard cells disposed adjacent to each other in a first direction; and first to third metal layers sequentially stacked in a vertical direction. Within an area where at least one standard cell of the first standard cell and the second standard cell is disposed, power is provided to the plurality of standard cells, and at least one power segment formed as a pattern of the third metal layer extended in a second direction is disposed.
본 개시의 예시적 실시예에 따른 집적 회로는, 제1 방향으로 서로 인접하게 배치되는 제1 및 제2 표준 셀을 포함하는 복수의 표준 셀들, 및 수직 방향으로 차례로 적층되는 제1 내지 제3 메탈 레이어를 포함하고, 제1 표준 셀 및 제2 표준 셀 중 적어도 하나의 표준 셀이 배치되는 영역 내부에, 복수의 표준 셀들에 전력을 제공하고, 제2 방향으로 연장되는 제3 메탈 레이어의 패턴으로서 형성되는 적어도 하나의 파워 세그먼트(power segment)가 배치되는 것을 특징으로 할 수 있다. |
---|---|
AbstractList | An integrated circuit according to an exemplary embodiment of the present disclosure includes: a plurality of standard cells including first and second standard cells disposed adjacent to each other in a first direction; and first to third metal layers sequentially stacked in a vertical direction. Within an area where at least one standard cell of the first standard cell and the second standard cell is disposed, power is provided to the plurality of standard cells, and at least one power segment formed as a pattern of the third metal layer extended in a second direction is disposed.
본 개시의 예시적 실시예에 따른 집적 회로는, 제1 방향으로 서로 인접하게 배치되는 제1 및 제2 표준 셀을 포함하는 복수의 표준 셀들, 및 수직 방향으로 차례로 적층되는 제1 내지 제3 메탈 레이어를 포함하고, 제1 표준 셀 및 제2 표준 셀 중 적어도 하나의 표준 셀이 배치되는 영역 내부에, 복수의 표준 셀들에 전력을 제공하고, 제2 방향으로 연장되는 제3 메탈 레이어의 패턴으로서 형성되는 적어도 하나의 파워 세그먼트(power segment)가 배치되는 것을 특징으로 할 수 있다. |
Author | DO JUNG HO YU JI SU YOU HYEON GYU PYO YU JIN JEONG MIN JAE |
Author_xml | – fullname: JEONG MIN JAE – fullname: YU JI SU – fullname: PYO YU JIN – fullname: YOU HYEON GYU – fullname: DO JUNG HO |
BookMark | eNqNiksKwyAUAF20i_7u8KDrgpjkAKIvKjUG9GUdQrGrYgLp_WkKPUBXMzBzZLsyl3xg3gVCEyWhBuWiGhyBC8oP2gUDiWTQMm4JvYfNoUOyvYa2j6AxORO-G1mEJDs8s_1zeq358uOJXVskZW95mce8LtMjl_we71FwUXEuGlHXsvrv-gB5ajAf |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
DocumentTitleAlternate | 표준 셀을 포함하는 집적 회로 및 이를 설계하기 위한 방법 |
ExternalDocumentID | KR20230025244A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_KR20230025244A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:08:55 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Korean |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_KR20230025244A3 |
Notes | Application Number: KR20210107533 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=KR&NR=20230025244A |
ParticipantIDs | epo_espacenet_KR20230025244A |
PublicationCentury | 2000 |
PublicationDate | 20230221 |
PublicationDateYYYYMMDD | 2023-02-21 |
PublicationDate_xml | – month: 02 year: 2023 text: 20230221 day: 21 |
PublicationDecade | 2020 |
PublicationYear | 2023 |
RelatedCompanies | SAMSUNG ELECTRONICS CO., LTD |
RelatedCompanies_xml | – name: SAMSUNG ELECTRONICS CO., LTD |
Score | 3.4163287 |
Snippet | An integrated circuit according to an exemplary embodiment of the present disclosure includes: a plurality of standard cells including first and second... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES |
Title | INTEGRATED CIRCUIT INCLUDING STANDARD CELL AND METHOD FOR DESIGNING THE SAME |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&locale=&CC=KR&NR=20230025244A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD5BvL4parygaaLZ2yK7kfGwmNF2DNkGGcPwRrbBEqMBIjP-fU8rKE-8rT1NszY5_c7X9nwFeEQUsQv0JNVuWi3VTM1cTWeZqeZaY6o3hMCd1NkOo6Y_Ml_G1rgCH5tcGKkT-i3FEdGjcvT3Uq7Xy_9NLCbvVq6esjesWjx7icOUNTvGeFrXNYW1HT7osz5VKHV6sRLFvzbEd0Qzdw_2RSAtlPb5a1vkpSy3QcU7hYMB9jcvz6DyvqjBMd28vVaDo3B95F2DQ3lHM19h5doPV-cQCCXbTuziskNoN6ajbkKQngcY3UUdMkzciLkxmngQEPwmIU_8PiPI-Ajjw24nEs0Sn5OhG_ILePB4Qn0Vf3DyNx-TXrw9GuMSqvPFfHYFxMrsdKoVLaOZIq0wCruFhKVhp2ZhWlZm2NdQ39XTzW7zLZyIoszn1upQLT-_ZneIyGV2LyfyB0IyhZw |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1dT8IwFL1B_MA3RY0fqE00e1tkbMPxQMxoC0O2QUY1vJFtsMRogMiMf9_bCsoTb01v07RNbs89be8pwD2iiJOhJ-lO3W7oVmylejxNLD01qpNaVQrcKZ3tIKx7L9bzyB4V4GOdC6N0Qr-VOCJ6VIr-nqv9evF_iMXU28rlQ_KGVfOntmgybcWOMZ6u1QyNtZp80Gd9qlHa7EVaGP3aEN8Rzdwd2H2U-rwyeHptybyUxSaotI9gb4D9zfJjKLzPy1Ci67_XynAQrK68y7Cv3mimS6xc-eHyBHypZNuJXNx2CO1G9KUrCNJzH6O7sEOGwg2ZG6GJ-z7BMgm48PqMIOMjjA-7nVA2Ex4nQzfgp3DX5oJ6Og5w_Lce4160ORvzDIqz-Wx6DsROnHhiZA2zHiOtMDOngYSl6sRWZtl2YjoXUNnW0-V28y2UPBH4Y5xi7woOpUnldhsVKOafX9NrROc8uVGL-gOq_IiJ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTEGRATED+CIRCUIT+INCLUDING+STANDARD+CELL+AND+METHOD+FOR+DESIGNING+THE+SAME&rft.inventor=JEONG+MIN+JAE&rft.inventor=YU+JI+SU&rft.inventor=PYO+YU+JIN&rft.inventor=YOU+HYEON+GYU&rft.inventor=DO+JUNG+HO&rft.date=2023-02-21&rft.externalDBID=A&rft.externalDocID=KR20230025244A |