RING TRANSISTOR STRUCTURE

The present invention relates to a transistor device. The transistor device includes a plurality of first source/drain contact units disposed on a substrate. A plurality of gate structures are disposed on the substrate between the plurality of first source/drain contact units. The plurality of gate...

Full description

Saved in:
Bibliographic Details
Main Authors BRUN AURELIEN GAUTHIER, CHEN PO CHIH, TSAI CHUN LIN, YU JIUN LEI JERRY, WANG YUN HSIANG
Format Patent
LanguageEnglish
Korean
Published 15.07.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The present invention relates to a transistor device. The transistor device includes a plurality of first source/drain contact units disposed on a substrate. A plurality of gate structures are disposed on the substrate between the plurality of first source/drain contact units. The plurality of gate structures wrap the circumferences of the plurality of first source/drain contact units with a plurality of closed loops. A second source/drain contact unit is disposed on the substrate between the plurality of gate structures. The second source/drain contact unit continuously wraps the circumferences of the plurality of gate structures as a continuous structure. 본 개시는 트랜지스터 디바이스에 대한 것이다. 트랜지스터 디바이스는 기판 위에 배치된 복수의 제1 소스/드레인 접촉부를 포함한다. 복수의 게이트 구조물은 복수의 제1 소스/드레인 접촉부 사이의 기판 위에 배치된다. 복수의 게이트 구조물은 복수의 폐쇄 루프로 복수의 제1 소스/드레인 접촉부 둘레를 감싼다. 제2 소스/드레인 접촉부는 복수의 게이트 구조물 사이에서 기판 위에 배치된다. 제2 소스/드레인 접촉부는 연속적인 구조물로서 복수의 게이트 구조물 둘레를 연속적으로 감싼다.
AbstractList The present invention relates to a transistor device. The transistor device includes a plurality of first source/drain contact units disposed on a substrate. A plurality of gate structures are disposed on the substrate between the plurality of first source/drain contact units. The plurality of gate structures wrap the circumferences of the plurality of first source/drain contact units with a plurality of closed loops. A second source/drain contact unit is disposed on the substrate between the plurality of gate structures. The second source/drain contact unit continuously wraps the circumferences of the plurality of gate structures as a continuous structure. 본 개시는 트랜지스터 디바이스에 대한 것이다. 트랜지스터 디바이스는 기판 위에 배치된 복수의 제1 소스/드레인 접촉부를 포함한다. 복수의 게이트 구조물은 복수의 제1 소스/드레인 접촉부 사이의 기판 위에 배치된다. 복수의 게이트 구조물은 복수의 폐쇄 루프로 복수의 제1 소스/드레인 접촉부 둘레를 감싼다. 제2 소스/드레인 접촉부는 복수의 게이트 구조물 사이에서 기판 위에 배치된다. 제2 소스/드레인 접촉부는 연속적인 구조물로서 복수의 게이트 구조물 둘레를 연속적으로 감싼다.
Author BRUN AURELIEN GAUTHIER
TSAI CHUN LIN
YU JIUN LEI JERRY
WANG YUN HSIANG
CHEN PO CHIH
Author_xml – fullname: BRUN AURELIEN GAUTHIER
– fullname: CHEN PO CHIH
– fullname: TSAI CHUN LIN
– fullname: YU JIUN LEI JERRY
– fullname: WANG YUN HSIANG
BookMark eNrjYmDJy89L5WSQDPL0c1cICXL0C_YMDvEPUggOCQp1DgkNcuVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHeQUYGRkYGhgYGJhaGjsbEqQIAip4i3A
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 링 트랜지스터 구조물
ExternalDocumentID KR20220100481A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20220100481A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:26:18 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20220100481A3
Notes Application Number: KR20210030205
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220715&DB=EPODOC&CC=KR&NR=20220100481A
ParticipantIDs epo_espacenet_KR20220100481A
PublicationCentury 2000
PublicationDate 20220715
PublicationDateYYYYMMDD 2022-07-15
PublicationDate_xml – month: 07
  year: 2022
  text: 20220715
  day: 15
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
RelatedCompanies_xml – name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
Score 3.3658962
Snippet The present invention relates to a transistor device. The transistor device includes a plurality of first source/drain contact units disposed on a substrate. A...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title RING TRANSISTOR STRUCTURE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220715&DB=EPODOC&locale=&CC=KR&NR=20220100481A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTYxSU4ErRJPskhJ0TUxtkjRTbI0MdM1SgRtfDRNsUhOBI1D-vqZeYSaeEWYRjAx5MD2woDPCS0HH44IzFHJwPxeAi6vCxCDWC7gtZXF-kmZQKF8e7cQWxc1aO_YyAhYY5qquTjZugb4u_g7qzk723oHqfkFQeQMwaejODIzsAIb0uag_OAa5gTal1KAXKm4CTKwBQDNyysRYmDKzhdm4HSG3b0mzMDhC53yBjKhua9YhEEStHJBISTI0S_YMzjEP0ghOCQo1Bm0bkGUQdnNNcTZQxdoRzzcS_HeQcgOMhZjYAF29lMlGBTME42SUs1TLJMNEg1NUg3TLEwSgXkyDdhOMUk0MkgzkGSQwWeSFH5paQYuEBc0NmloKsPAUlJUmioLrFRLkuTAYQEAhjB2lw
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTYxSU4ErRJPskhJ0TUxtkjRTbI0MdM1SgRtfDRNsUhOBI1D-vqZeYSaeEWYRjAx5MD2woDPCS0HH44IzFHJwPxeAi6vCxCDWC7gtZXF-kmZQKF8e7cQWxc1aO_YyAhYY5qquTjZugb4u_g7qzk723oHqfkFQeQMwaejODIzsAIb2Rag-w5cw5xA-1IKkCsVN0EGtgCgeXklQgxM2fnCDJzOsLvXhBk4fKFT3kAmNPcVizBIglYuKIQEOfoFewaH-AcpBIcEhTqD1i2IMii7uYY4e-gC7YiHeyneOwjZQcZiDCzAzn6qBIOCeaJRUqp5imWyQaKhSaphmoVJIjBPpgHbKSaJRgZpBpIMMvhMksIvLc_A6RHi6xPv4-nnLc3ABZICjVMamsowsJQUlabKAivYkiQ5cLgAAD0YeYc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=RING+TRANSISTOR+STRUCTURE&rft.inventor=BRUN+AURELIEN+GAUTHIER&rft.inventor=CHEN+PO+CHIH&rft.inventor=TSAI+CHUN+LIN&rft.inventor=YU+JIUN+LEI+JERRY&rft.inventor=WANG+YUN+HSIANG&rft.date=2022-07-15&rft.externalDBID=A&rft.externalDocID=KR20220100481A