SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

Embodiments of the present invention provide a hybrid memory having both a volatile memory and a non-volatile memory on one substrate so as to reduce manufacturing costs while increasing the operating speed of a semiconductor device, and a manufacturing method of the hybrid memory. The hybrid memory...

Full description

Saved in:
Bibliographic Details
Main Authors KIM NAM KUK, LEE KUN YOUNG
Format Patent
LanguageEnglish
Korean
Published 12.07.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Embodiments of the present invention provide a hybrid memory having both a volatile memory and a non-volatile memory on one substrate so as to reduce manufacturing costs while increasing the operating speed of a semiconductor device, and a manufacturing method of the hybrid memory. The hybrid memory according to an embodiment of the present invention includes: a substrate including a cell area and a peripheral circuit area; a non-volatile memory comprising an alternating stack in which a plurality of insulating layers and a plurality of horizontal word lines are alternately stacked on the upper part of the substrate; and a volatile memory including a capacitor penetrating the alternating stack. 본 발명의 실시예들은 반도체장치의 동작속도를 증가시키면서 제조비용을 절감할 수 있도록, 하나의 기판 상에 휘발성 메모리와 비휘발성 메모리를 모두 구비하는 하이브리드 메모리 및 하이브리드 메모리 제조방법을 제공한다. 본 발명의 실시예에 따른 하이브리드 메모리는 셀영역과 주변회로영역을 포함하는 기판, 기판 상부에 복수의 절연층과 복수의 수평형 워드라인이 교번하여 적층된 교번스택을 포함하는 비휘발성메모리 및 교번스택을 관통하는 캐패시터를 포함하는 휘발성메모리를 포함할 수 있다.
AbstractList Embodiments of the present invention provide a hybrid memory having both a volatile memory and a non-volatile memory on one substrate so as to reduce manufacturing costs while increasing the operating speed of a semiconductor device, and a manufacturing method of the hybrid memory. The hybrid memory according to an embodiment of the present invention includes: a substrate including a cell area and a peripheral circuit area; a non-volatile memory comprising an alternating stack in which a plurality of insulating layers and a plurality of horizontal word lines are alternately stacked on the upper part of the substrate; and a volatile memory including a capacitor penetrating the alternating stack. 본 발명의 실시예들은 반도체장치의 동작속도를 증가시키면서 제조비용을 절감할 수 있도록, 하나의 기판 상에 휘발성 메모리와 비휘발성 메모리를 모두 구비하는 하이브리드 메모리 및 하이브리드 메모리 제조방법을 제공한다. 본 발명의 실시예에 따른 하이브리드 메모리는 셀영역과 주변회로영역을 포함하는 기판, 기판 상부에 복수의 절연층과 복수의 수평형 워드라인이 교번하여 적층된 교번스택을 포함하는 비휘발성메모리 및 교번스택을 관통하는 캐패시터를 포함하는 휘발성메모리를 포함할 수 있다.
Author KIM NAM KUK
LEE KUN YOUNG
Author_xml – fullname: KIM NAM KUK
– fullname: LEE KUN YOUNG
BookMark eNrjYmDJy89L5WSwCHb19XT293MJdQ7xD1JwcQ3zdHZVcPRzUfB1DfHwd1FwA4q6OToFeTo7hnj6uSuEeLgqBDv6uvIwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUknjvICMDIyMDA0sLSzNjR2PiVAEA9EEq1g
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 반도체장치 및 그 제조 방법
ExternalDocumentID KR20220098963A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20220098963A3
IEDL.DBID EVB
IngestDate Fri Aug 23 07:05:02 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20220098963A3
Notes Application Number: KR20210000902
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220712&DB=EPODOC&CC=KR&NR=20220098963A
ParticipantIDs epo_espacenet_KR20220098963A
PublicationCentury 2000
PublicationDate 20220712
PublicationDateYYYYMMDD 2022-07-12
PublicationDate_xml – month: 07
  year: 2022
  text: 20220712
  day: 12
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies SK HYNIX INC
RelatedCompanies_xml – name: SK HYNIX INC
Score 3.3650086
Snippet Embodiments of the present invention provide a hybrid memory having both a volatile memory and a non-volatile memory on one substrate so as to reduce...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220712&DB=EPODOC&locale=&CC=KR&NR=20220098963A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp-LHlIDSt-L6ta4PQ7oktTrajq4bextNW0GUdbiK_77XrtM97S3JwXE58svlLrkLwEOamoalJ0LudeMOOihKKlu6ImTtTYtjM05VLS7jkJ7fdSf668yYNeBzkwtT1Qn9qYojIqISxHtR7dfL_yAWq95Wrh7FOw7lT07UZ1LtHasqWkxVYoM-HwUsoBKl_WEo-eGa1rF6uN7sPdjHg7RZ4oFPB2VeynLbqDgncDBCfoviFBofeQuO6ObvtRYcevWVNzZr9K3OoDculRb4bEKjICSMT18oJ7bPiMcjN2AEPTri2IOwyg72n0nkcjK2PX4O9w6PqCujCPO_Gc-H4ba82gU0F_kiuwTSNRWhpkYi0A3RUxGLTLPW1T0NTWSZeQXtXZyud5Nv4LjslqFLRW1Ds_j6zm7R5hbirlLVL3pJftM
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fT8IwEL4gGvFNUYOK2kSzt0X2i7EHYkbbOYRtZAzCG1nZTIwGiMz473sboDzx1vSSy7Xp1-t37V0BHpPENCx9JuRWM24gQVES2dIVIWtvWhybcaJqcR6H9PymO9JfJ8akBJ_bXJiiTuhPURwRETVDvGfFfr38D2Kx4m3l6km8Y9fi2YnaTNqwY1VFj6lKrNPmg4AFVKK03QslP1zLGlYL15t9AId4yDZzPPBxJ89LWe46FecUjgaob56dQeljUYUK3f69VoVjb3Pljc0N-lbn0Brmkxb4bESjICSMj7uUE9tnxOORGzCCjI44dicssoP9FxK5nAxtj1_Ag8Mj6spowvRvxNNeuGuvdgnl-WKe1oA0TUWoiTETSEP0RMQi1ax1dU9DE2lqXkF9n6br_eJ7qLiR15_2u37vBk5yUR7GVNQ6lLOv7_QW_W8m7opp-wWYmIHG
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+AND+METHOD+FOR+FABRICATING+THE+SAME&rft.inventor=KIM+NAM+KUK&rft.inventor=LEE+KUN+YOUNG&rft.date=2022-07-12&rft.externalDBID=A&rft.externalDocID=KR20220098963A