MEMS SIGNAL PROCESSING CIRCUIT FOR TRIPLE-MEMBRANE MEMS DEVICE
삼중막 MEMS 디바이스는 서로 이격되는 제1 막, 제2 막, 및 제3 막 - 제2 막은 제1 막과 제3 막 사이에 있음 -, 제1 막과 제3 막 사이의 밀봉된 저압 챔버, 밀봉된 저압 챔버에서의 제1 스테이터 및 제2 스테이터, 및 삼중막 MEMS 디바이스의 출력 신호들을 판독하도록 구성된 신호 프로세싱 회로를 포함한다. A triple-membrane MEMS device includes a first membrane, a second membrane and a third membrane spaced apart from one...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Korean |
Published |
28.06.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | 삼중막 MEMS 디바이스는 서로 이격되는 제1 막, 제2 막, 및 제3 막 - 제2 막은 제1 막과 제3 막 사이에 있음 -, 제1 막과 제3 막 사이의 밀봉된 저압 챔버, 밀봉된 저압 챔버에서의 제1 스테이터 및 제2 스테이터, 및 삼중막 MEMS 디바이스의 출력 신호들을 판독하도록 구성된 신호 프로세싱 회로를 포함한다.
A triple-membrane MEMS device includes a first membrane, a second membrane and a third membrane spaced apart from one another, wherein the second membrane is between the first membrane and the third membrane, a sealed low pressure chamber between the first membrane and the third membrane, a first stator and a second stator in the sealed low pressure chamber, and a signal processing circuit configured to read-out output signals of the triple-membrane MEMS device. |
---|---|
AbstractList | 삼중막 MEMS 디바이스는 서로 이격되는 제1 막, 제2 막, 및 제3 막 - 제2 막은 제1 막과 제3 막 사이에 있음 -, 제1 막과 제3 막 사이의 밀봉된 저압 챔버, 밀봉된 저압 챔버에서의 제1 스테이터 및 제2 스테이터, 및 삼중막 MEMS 디바이스의 출력 신호들을 판독하도록 구성된 신호 프로세싱 회로를 포함한다.
A triple-membrane MEMS device includes a first membrane, a second membrane and a third membrane spaced apart from one another, wherein the second membrane is between the first membrane and the third membrane, a sealed low pressure chamber between the first membrane and the third membrane, a first stator and a second stator in the sealed low pressure chamber, and a signal processing circuit configured to read-out output signals of the triple-membrane MEMS device. |
Author | FUELDNER MARC KOLLIAS ATHANASIOS WIESBAUER ANDREAS |
Author_xml | – fullname: FUELDNER MARC – fullname: WIESBAUER ANDREAS – fullname: KOLLIAS ATHANASIOS |
BookMark | eNrjYmDJy89L5WSw83X1DVYI9nT3c_RRCAjyd3YNDvb0c1dw9gxyDvUMUXDzD1IICfIM8HHVBap0CnL0c1UAa3FxDfN0duVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHeQUYGRkYGBhaWZmbGjsbEqQIAFcYsuA |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 삼중막 MEMS 디바이스를 위한 신호 프로세싱 회로 |
ExternalDocumentID | KR20220089663A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_KR20220089663A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:51:59 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Korean |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_KR20220089663A3 |
Notes | Application Number: KR20210181721 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220628&DB=EPODOC&CC=KR&NR=20220089663A |
ParticipantIDs | epo_espacenet_KR20220089663A |
PublicationCentury | 2000 |
PublicationDate | 20220628 |
PublicationDateYYYYMMDD | 2022-06-28 |
PublicationDate_xml | – month: 06 year: 2022 text: 20220628 day: 28 |
PublicationDecade | 2020 |
PublicationYear | 2022 |
RelatedCompanies | INFINEON TECHNOLOGIES AG |
RelatedCompanies_xml | – name: INFINEON TECHNOLOGIES AG |
Score | 3.3620968 |
Snippet | 삼중막 MEMS 디바이스는 서로 이격되는 제1 막, 제2 막, 및 제3 막 - 제2 막은 제1 막과 제3 막 사이에 있음 -, 제1 막과 제3 막 사이의 밀봉된 저압 챔버, 밀봉된 저압 챔버에서의 제1 스테이터 및 제2 스테이터, 및 삼중막 MEMS 디바이스의 출력 신호들을 판독하도록... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | DEAF-AID SETS ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKEACOUSTIC ELECTROMECHANICAL TRANSDUCERS PUBLIC ADDRESS SYSTEMS |
Title | MEMS SIGNAL PROCESSING CIRCUIT FOR TRIPLE-MEMBRANE MEMS DEVICE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220628&DB=EPODOC&locale=&CC=KR&NR=20220089663A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3PT8IwFH5BNOpNUYOKpolmt0W6Tbcd0GxdgQkbSxmEG2FjJEYDRGb8932doJy49edL2_Tre6_t1wLcI_aSNKWGmtqGqRqaWVdxllA1Qe2WpFNq1XXJdw7Cp_bAeB09jkrwseHCFO-EfhePIyKiUsR7XqzXy_9NLK-4W7l6SN4wafHSjBuesvaONU1SAhXPbfCo5_WYwlijI5RQ_ObVLTTudWcP9tGQNiUe-NCVvJTltlJpnsBBhPLm-SmU3hcVOGKbv9cqcBisj7wxuEbf6gyeAx70Sd9vhU6XRKLH5FIYtgjzBRv4MUGHjsTCj7pcxZKucEJOiioeH_qMn8Ndk8esrWJDxn_9HnfEdqv1CyjPF_OsCgTVPloKGdWtmWlM6WxiZDad2FSf2ZL2Ry-htkvS1e7saziWUXkfSrNqUM4_v7Ib1Lx5clsM2A8pFn9Z |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fT8IwEL4gGvFNUYOK2kSzt0W6Tbc9oIGuwGQbSxmEN8LGSIwGiMz473udoDzx1vTaS9v0u7v--FqAe8RenCTUUBPbMFVDM2sqzhKqxujd4mRKrZou-c5-8NQZGK-jx1EBPjZcmPyd0O_8cUREVIJ4z3J7vfzfxHLyu5Wrh_gNsxYvrajuKOvVsaZJSqDiNOs87Dk9pjBW7wolEL-ymoXBvd7Yg30Msk2JBz5sSl7KctuptI7hIER98-wECu-LMpTY5u-1Mhz66yNvTK7RtzqFZ5_7fdJ320HDI6HoMWkKgzZhrmADNyK4oCORcEOPq1iyKRoBJ3kVhw9dxs_grsUj1lGxIeO_fo-7YrvV-jkU54t5WgGCbh8jhZTq1sw0pnQ2MVKbTmyqz2xJ-6MXUN2l6XK3-BZKncj3xp4bdK_gSIrk3SjNqkIx-_xKr9ELZ_FNPng_TZuCTA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MEMS+SIGNAL+PROCESSING+CIRCUIT+FOR+TRIPLE-MEMBRANE+MEMS+DEVICE&rft.inventor=FUELDNER+MARC&rft.inventor=WIESBAUER+ANDREAS&rft.inventor=KOLLIAS+ATHANASIOS&rft.date=2022-06-28&rft.externalDBID=A&rft.externalDocID=KR20220089663A |