OUTPUT BUFFER CIRCUIT AND SOURCE DRIVING CIRCUIT INCLUDING THE SAME

Disclosed are an output buffer circuit which can compensate a slew rate and a source driving circuit including the same. The output buffer circuit comprises a bias current control signal generating circuit and a channel amplification circuit. The current control signal generating circuit comprises a...

Full description

Saved in:
Bibliographic Details
Main Authors KIM, JIN HAN, KWON, JAE WOOK, YOO, SEONG JONG, LEE, HA JUN
Format Patent
LanguageEnglish
Korean
Published 15.09.2014
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Disclosed are an output buffer circuit which can compensate a slew rate and a source driving circuit including the same. The output buffer circuit comprises a bias current control signal generating circuit and a channel amplification circuit. The current control signal generating circuit comprises a reference operational amplifier and carries out an exclusive OR for an input signal and an output signal of the reference operational amplifier to generate a bias current control signal. The channel amplification circuit compensates the slew rate in response to the bias current control signal. The buffering is carried out for multiple input voltage signals to generate multiple output voltage signals. Therefore, the source driving circuit comprising the output buffer circuit can be used in a high-resolution and large-size panel, and reduces the power consumption.
Bibliography:Application Number: KR20130023462