METHOD OF PROGRAMMING SELECTION TRANSISTORS FOR NAND FLASH MEMORY

PURPOSE: A method of programming selection transistors for a NAND flash memory improves the performance of a NAND flash memory device by accurately controlling the threshold voltage of the selection transistors. CONSTITUTION: A non-volatile memory device including multiple cells (300), multiple sele...

Full description

Saved in:
Bibliographic Details
Main Authors BARTOLI SIMONE, KHOURI OSAMA
Format Patent
LanguageEnglish
Korean
Published 10.10.2013
Subjects
ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

Abstract PURPOSE: A method of programming selection transistors for a NAND flash memory improves the performance of a NAND flash memory device by accurately controlling the threshold voltage of the selection transistors. CONSTITUTION: A non-volatile memory device including multiple cells (300), multiple selection transistors (SST and DST), and a selection line (SL) is provided. Each selection transistor has a gate and is coupled to the associated cell among cells. The selection line is coupled in common to the gates of the selection transistors. A first program voltage is applied to the selection line. A second program voltage is applied to the selection line when at least one of the selection transistors has not been shifted to a program condition. [Reference numerals] (AA) Bit line direction
AbstractList PURPOSE: A method of programming selection transistors for a NAND flash memory improves the performance of a NAND flash memory device by accurately controlling the threshold voltage of the selection transistors. CONSTITUTION: A non-volatile memory device including multiple cells (300), multiple selection transistors (SST and DST), and a selection line (SL) is provided. Each selection transistor has a gate and is coupled to the associated cell among cells. The selection line is coupled in common to the gates of the selection transistors. A first program voltage is applied to the selection line. A second program voltage is applied to the selection line when at least one of the selection transistors has not been shifted to a program condition. [Reference numerals] (AA) Bit line direction
Author BARTOLI SIMONE
KHOURI OSAMA
Author_xml – fullname: BARTOLI SIMONE
– fullname: KHOURI OSAMA
BookMark eNqNyr0KwjAQAOAMOvj3DgfOQmL7AkebNMUmJ5csTqXIOUlaqO-Piw_g9C3fXm3KXGSnMNjsqQVycGfqGEPoYwfJDrbJPUXIjDH1KRMncMQQMbbgBkwegg3Ej6Pavqb3KqefB3V2Njf-Iss8yrpMTynyGW981abSxpjaaKz-W1-yRy2Y
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID KR20130111410A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20130111410A3
IEDL.DBID EVB
IngestDate Fri Aug 23 07:04:25 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20130111410A3
Notes Application Number: KR20130033781
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131010&DB=EPODOC&CC=KR&NR=20130111410A
ParticipantIDs epo_espacenet_KR20130111410A
PublicationCentury 2000
PublicationDate 20131010
PublicationDateYYYYMMDD 2013-10-10
PublicationDate_xml – month: 10
  year: 2013
  text: 20131010
  day: 10
PublicationDecade 2010
PublicationYear 2013
RelatedCompanies PS4 LUXCO S.A.R.L
RelatedCompanies_xml – name: PS4 LUXCO S.A.R.L
Score 2.8899074
Snippet PURPOSE: A method of programming selection transistors for a NAND flash memory improves the performance of a NAND flash memory device by accurately controlling...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
Title METHOD OF PROGRAMMING SELECTION TRANSISTORS FOR NAND FLASH MEMORY
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131010&DB=EPODOC&locale=&CC=KR&NR=20130111410A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gfr4pavxA00Szt0XmPpAHYsbWMYSupJsGn4gdkBgNEJnx3_fagPLEY6_Jpb3kvtq73wHc5srESW9ijmw3NzEibpiyruaboHOxpe1JT4PpsMSLn52ngTsoweeqF0bjhP5ocETUqBz1vdD2ev7_iBXq2srFnXxH0uwxypqhscyOLQxWrJoRtpq0z0MeGEHQ7AojEXpPjVV3rJq_BdsqkFZI-_SlpfpS5utOJTqEnT7ymxZHUPqYVWA_WM1eq8AeW355V2BX12jmCyQu9XBxDD6jWcxDwiPSF7wtfMY6SZuktEd1UQjJhJ-knTTjIiWY55HET0IS9fw0JowyLl5P4CaiWRCbeKrhnxCGXbF-BfsUytPZdHwGBB1wLu9HrjWRllN3GvINcwZ33HDlg5NPHO8cqps4XWzevoQDtVTW2qpVoVx8fY-v0A0X8lpL7xf8p4NV
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1ZT8JAEJ4gHvimqPFA3UTTt0ZqD-SBmNKDIt1dsq0Gn4hbIDEaIFLj33e6AeWJ15lksjvJHN_uHAC3WeHipDPRR6ad6ZgRN3XZKPabYHAxpelIRw3TocyJnq2ngT0oweeqF0bNCf1RwxHRojK091z56_n_I5avaisXd_IdSbPHMG352hIdG5isGHXNb7eCPve5p3leqyc0JhSvWKtuGXV3C7YbCAoVWHppF30p8_WgEh7ATh_lTfNDKH3MqlDxVrvXqrBHl1_eVdhVNZrZAolLO1wcgUuDNOI-4SHpC94RLqVd1iFJEAeqKISkwmVJN0m5SAjiPMJc5pMwdpOI0IBy8XoMN2GQepGOpxr-KWHYE-tXME-gPJ1Nx6dAMABn8n5kGxNpWA2rKd8QM9jjpi0frGxiOWdQ2yTpfDP7GipRSuNh3GW9C9gvWIXnNuo1KOdf3-NLDMm5vFKa_AVGSIY_
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+OF+PROGRAMMING+SELECTION+TRANSISTORS+FOR+NAND+FLASH+MEMORY&rft.inventor=BARTOLI+SIMONE&rft.inventor=KHOURI+OSAMA&rft.date=2013-10-10&rft.externalDBID=A&rft.externalDocID=KR20130111410A