POWER-ON RESET CIRCUIT

PURPOSE: A power reset circuit is provided to operate under low power voltage by designing the inversion threshold voltage of a first output circuit to be properly lowered. CONSTITUTION: A first output circuit(51) has a first PMOS transistor(14) and a first current generator(32). The first output ci...

Full description

Saved in:
Bibliographic Details
Main Authors WATANABE KOTARO, UTSUNOMIYA FUMIYASU
Format Patent
LanguageEnglish
Korean
Published 06.08.2010
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PURPOSE: A power reset circuit is provided to operate under low power voltage by designing the inversion threshold voltage of a first output circuit to be properly lowered. CONSTITUTION: A first output circuit(51) has a first PMOS transistor(14) and a first current generator(32). The first output circuit controls a first control circuit. The first output circuit has the first output circuit inversion threshold voltage. The second output circuit(52) has a second PMOS transistor(15) and a second current source(33). The second output circuit has the second output circuit inversion threshold voltage. The second output circuit outputs a reset signal. The first source follower circuit(11) outputs voltage to input terminal of the first control circuit. A second source follower circuit(12) receives a reference voltage.
Bibliography:Application Number: KR20100007673