A MEMORY ADDRESS GENERATING CIRCUIT AND A CONTROLLER USING THE CIRCUIT
A column address strobe (CAS) address selection circuits output CAS address signal using column address signals and select signals, and a row address strobe (RAS) address selection circuit outputs RAS address signal using row address signals and select signals. The CAS and RAS address select signals...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
17.08.2006
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A column address strobe (CAS) address selection circuits output CAS address signal using column address signals and select signals, and a row address strobe (RAS) address selection circuit outputs RAS address signal using row address signals and select signals. The CAS and RAS address select signals are controlled to perform memory mapping according to the system configuration. |
---|---|
Bibliography: | Application Number: KR20050011736 |