METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING RESIST PATTERN

PURPOSE: A method of manufacturing a semiconductor device is provided to prevent the etching of a cap layer and an interlayer dielectric by performing an etching process on a stopper layer in a resist pattern remaining state and to restrain damage of the interlayer dielectric by performing an ashing...

Full description

Saved in:
Bibliographic Details
Main Authors MATSUSHITA, ATSUSHI, INUKAI, KAZUAKI
Format Patent
LanguageEnglish
Korean
Published 02.12.2004
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PURPOSE: A method of manufacturing a semiconductor device is provided to prevent the etching of a cap layer and an interlayer dielectric by performing an etching process on a stopper layer in a resist pattern remaining state and to restrain damage of the interlayer dielectric by performing an ashing process on the resist pattern using predetermined gas made of hydrogen and inert gas at a predetermined temperature. CONSTITUTION: A stopper layer(3), an interlayer dielectric(6), a cap layer(7), a resist pattern(8) are sequentially formed on a semiconductor substrate(2) with a conductive layer(5). An opening(9) for exposing the stopper layer is formed by etching the resultant structure using the resist pattern as an etching mask. A via hole(10) is formed by etching the stopper layer in a resist pattern remaining state. The resist pattern is removed from the resultant structure by performing ashing using mixed gas of hydrogen and inert gas at a temperature of 200 to 400 deg.C.
AbstractList PURPOSE: A method of manufacturing a semiconductor device is provided to prevent the etching of a cap layer and an interlayer dielectric by performing an etching process on a stopper layer in a resist pattern remaining state and to restrain damage of the interlayer dielectric by performing an ashing process on the resist pattern using predetermined gas made of hydrogen and inert gas at a predetermined temperature. CONSTITUTION: A stopper layer(3), an interlayer dielectric(6), a cap layer(7), a resist pattern(8) are sequentially formed on a semiconductor substrate(2) with a conductive layer(5). An opening(9) for exposing the stopper layer is formed by etching the resultant structure using the resist pattern as an etching mask. A via hole(10) is formed by etching the stopper layer in a resist pattern remaining state. The resist pattern is removed from the resultant structure by performing ashing using mixed gas of hydrogen and inert gas at a temperature of 200 to 400 deg.C.
Author INUKAI, KAZUAKI
MATSUSHITA, ATSUSHI
Author_xml – fullname: MATSUSHITA, ATSUSHI
– fullname: INUKAI, KAZUAKI
BookMark eNrjYmDJy89L5WRw9HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXCHb19XT293MJdQ7xD1JwcQ3zdHZVCA0GSQW5BnsGhygEOIaEuAb58TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSSeO8gIwMDEwNDIDSwcDQmThUAvMstuQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Edition 7
ExternalDocumentID KR20040101008A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20040101008A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:27:54 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20040101008A3
Notes Application Number: KR20040035841
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041202&DB=EPODOC&CC=KR&NR=20040101008A
ParticipantIDs epo_espacenet_KR20040101008A
PublicationCentury 2000
PublicationDate 20041202
PublicationDateYYYYMMDD 2004-12-02
PublicationDate_xml – month: 12
  year: 2004
  text: 20041202
  day: 02
PublicationDecade 2000
PublicationYear 2004
RelatedCompanies SEMICONDUCTOR LEADING EDGE TECHNOLOGIES, INC
RelatedCompanies_xml – name: SEMICONDUCTOR LEADING EDGE TECHNOLOGIES, INC
Score 2.5750134
Snippet PURPOSE: A method of manufacturing a semiconductor device is provided to prevent the etching of a cap layer and an interlayer dielectric by performing an...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING RESIST PATTERN
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041202&DB=EPODOC&locale=&CC=KR&NR=20040101008A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp-LHlIDSt6Jd23V7GNIlrZ2jH3Tp2NtYagaibMNV_Pe9lFX3tLeQg-NycLm75O53AA-Obc-FYwpdSKlacjqm3jGtN31mtQQG-LlhSNWcHEbtILNeJ_akBp9VL0yJE_pTgiOiReVo70V5X6_-H7FYWVu5fhTvuLV89nmPaVV2bBmYzGus3_OSmMVUo7Q3TLUoLWkKTg1dnrsH-xhIO8oevHFf9aWstp2KfwIHCfJbFKdQ-1g24IhWs9cacBhuvrxxubG-9Rm4oceDmJHYJ6EbZb5LeaaKGchIKTOOWEZ5nBLmjQfUI2qgxgtBBQ9GnCQuV9C353Dve5wGOsoy_Tv6dJhuC25eQH2xXMhLIJac54bAYADjJ0vIVjdvz6ThiO4M86fcsa-guYvT9W7yDRxXgIZPrSbUi69veYvOtxB3pc5-ARUjgXU
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8JADG8QjfimqPED9RLN3hbdF4MHYsZtcwjbyLgR3gg3j8RogMiM_769hSlPvF2uSdNr0mt71_4K8GBb1pzbBle5ELIlp2WoLcN8U2emzjHAzzRNyObkMGoGqfk6sSYV-Cx7YQqc0J8CHBEtKkN7z4v7evX_iOUWtZXrR_6OW8tnn3VcpcyOTQ2TecXtdrxh7MZUobTTT5QoKWgSTg1dnrMH-xhk29IevHFX9qWstp2KfwwHQ-S3yE-g8rGsQ42Ws9fqcBhuvrxxubG-9Sk4oceC2CWxT0InSn2HslQWM5CRVGYcuSllcUJcb9yjHpEDNV4IKrg3YmToMAl9ewb3vsdooKIs07-jT_vJtuDGOVQXy4W4AGKKeaZxDAYwfjK50NtZcyY0m7dnmD9ltnUJjV2crnaT76AWsHAwHfSi_jUcleCGT3oDqvnXt7hBR5zz20J_v1OXhGg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+OF+MANUFACTURING+SEMICONDUCTOR+DEVICE+USING+RESIST+PATTERN&rft.inventor=MATSUSHITA%2C+ATSUSHI&rft.inventor=INUKAI%2C+KAZUAKI&rft.date=2004-12-02&rft.externalDBID=A&rft.externalDocID=KR20040101008A