NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

PURPOSE: To improve the performance and reliability of a memory transistor in a non-volatile semiconductor memory device and facilitate the miniaturization of the same. CONSTITUTION: The non-volatile semiconductor memory device is provided with a semiconductor substrate 1 having a main surface, N¬+...

Full description

Saved in:
Bibliographic Details
Main Authors KOBAYASHI KIYOTERU, SAKAMOTO OSAMU
Format Patent
LanguageEnglish
Korean
Published 25.06.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PURPOSE: To improve the performance and reliability of a memory transistor in a non-volatile semiconductor memory device and facilitate the miniaturization of the same. CONSTITUTION: The non-volatile semiconductor memory device is provided with a semiconductor substrate 1 having a main surface, N¬+ diffused layers 2-4 formed on the main surface of the semiconductor substrate 1 with a space, a floating gate formed on an area between the N¬+ diffused layers 2, 4 through a silicon oxide film 5, an access gate formed on the area between the N¬+ diffused layers 2, 4 through silicon oxide films 5, 8 so as to be neighbored to the floating gate, and a control gate formed on the floating gate through a layer insulation film 15. The N¬+ diffused layer 2 is provided between the floating gates while the N¬+ diffused layer 4 is provided between the access gates. 불휘발성 반도체 기억 장치에서의 메모리 트랜지스터의 성능을 향상시켜, 신뢰성을 향상시키고, 또한 미세화도 용이하게 한다. 본 발명의 불휘발성 반도체 기억 장치는, 주표면을 갖는 반도체 기판과, 반도체 기판의 주표면에 간격을 두고 형성된 N확산층과, N확산층 사이의 영역 상에 실리콘 산화막을 개재하여 형성된 부유 게이트와, 부유 게이트와 인접하여 N확산층 사이의 영역 상에 실리콘 산화막을 개재하여 형성된 액세스 게이트와, 부유 게이트 상에 층간 절연막을 개재하여 형성된 컨트롤 게이트를 포함한다. N확산층은 부유 게이트 사이에 형성되고, N확산층은 액세스 게이트 사이에 형성된다.
AbstractList PURPOSE: To improve the performance and reliability of a memory transistor in a non-volatile semiconductor memory device and facilitate the miniaturization of the same. CONSTITUTION: The non-volatile semiconductor memory device is provided with a semiconductor substrate 1 having a main surface, N¬+ diffused layers 2-4 formed on the main surface of the semiconductor substrate 1 with a space, a floating gate formed on an area between the N¬+ diffused layers 2, 4 through a silicon oxide film 5, an access gate formed on the area between the N¬+ diffused layers 2, 4 through silicon oxide films 5, 8 so as to be neighbored to the floating gate, and a control gate formed on the floating gate through a layer insulation film 15. The N¬+ diffused layer 2 is provided between the floating gates while the N¬+ diffused layer 4 is provided between the access gates. 불휘발성 반도체 기억 장치에서의 메모리 트랜지스터의 성능을 향상시켜, 신뢰성을 향상시키고, 또한 미세화도 용이하게 한다. 본 발명의 불휘발성 반도체 기억 장치는, 주표면을 갖는 반도체 기판과, 반도체 기판의 주표면에 간격을 두고 형성된 N확산층과, N확산층 사이의 영역 상에 실리콘 산화막을 개재하여 형성된 부유 게이트와, 부유 게이트와 인접하여 N확산층 사이의 영역 상에 실리콘 산화막을 개재하여 형성된 액세스 게이트와, 부유 게이트 상에 층간 절연막을 개재하여 형성된 컨트롤 게이트를 포함한다. N확산층은 부유 게이트 사이에 형성되고, N확산층은 액세스 게이트 사이에 형성된다.
Author KOBAYASHI KIYOTERU
SAKAMOTO OSAMU
Author_xml – fullname: KOBAYASHI KIYOTERU
– fullname: SAKAMOTO OSAMU
BookMark eNqNyr0KwjAUQOEMOvj3DgHnQmrRPSQ3JtjkQnpTcCpF4iRpob4_OvgATmf4zpatylTyhrmAoeqxleRa4B14pzDopAgj9-Ax3rmG3ingMmjuZUhGKkrRhevXyaLmZCECmj1bP8fXkg-_7tjRAClb5Xka8jKPj1zye7jFkxCNEOe6vgjZ_Hd9ADSwL-M
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 불휘발성 반도체 기억 장치 및 그 제조 방법
Edition 7
ExternalDocumentID KR20030051160A
GroupedDBID EVB
ID FETCH-epo_espacenet_KR20030051160A3
IEDL.DBID EVB
IngestDate Fri Aug 09 05:01:08 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR20030051160A3
Notes Application Number: KR20020047340
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030625&DB=EPODOC&CC=KR&NR=20030051160A
ParticipantIDs epo_espacenet_KR20030051160A
PublicationCentury 2000
PublicationDate 20030625
PublicationDateYYYYMMDD 2003-06-25
PublicationDate_xml – month: 06
  year: 2003
  text: 20030625
  day: 25
PublicationDecade 2000
PublicationYear 2003
RelatedCompanies MITSUBISHI DENKI KABUSHIKI KAISHA
RelatedCompanies_xml – name: MITSUBISHI DENKI KABUSHIKI KAISHA
Score 2.5431354
Snippet PURPOSE: To improve the performance and reliability of a memory transistor in a non-volatile semiconductor memory device and facilitate the miniaturization of...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030625&DB=EPODOC&locale=&CC=KR&NR=20030051160A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhT1Dedih9TCkrfii62cXsY0iUpnVubUdMxn4atLYiyDVfx73vpNt3T3kIOjuTIfeW-AG7Ia4uSvJFaOmpl2XmqP5po00pRFqLDkVJS1q0FIfVj-2nkjCrwuaqFKfuE_pTNEZGjUuT3opTXs_9PLF7mVs5vk3fcmj56qs3NlXeMBjBxTN5pi4HkkpmMtXuRGUYLGD7ABr1zt2AbDekHzQ9i2NF1KbN1peIdwM4A8U2KQ6h8TGuwx1az12qwGyxD3rhcct_8CLohyr2h7Luq2xfGs6agDHnMlIyMQAQyejG4GHaZMNyQG4Ebxp7LVKzzHRCufMkN5YtISO8Yrj2hmG_hmcZ_JBj3ovUL3J9AdTKdZKdg2E2SoJNGSJJndtbIWm-ODg7ShFI9gYicQX0TpvPN4AvYJ4txgxZx6lAtvr6zS1TCRXJV0u4XK1eB6A
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfR1dS8Mw8JhTnG86FT-mFpS-FV3swvYwpEtSWtc2o6ZjPg1bOxBlG67i3_dSN93T3kIOjuTIfeW-AG7IS4eSSTOzdNTKsieZ_miibStDWYgOR0ZJWbcWRtRL7MdRa1SBj1UtTNkn9LtsjogclSG_F6W8nv9_YvEyt3Jxm77h1uzBVV1urrxjNIBJy-S9rhhILpnJWLcfm1H8C8MH2KR3zhZso5Hd1vMOxLCn61Lm60rF3YedAeKbFgdQeZ_VocZWs9fqsBsuQ964XHLf4hD8COXeUAaO8gNhPGkKyognTMnYCEUo42eDi6HPhOFE3AidKHEdphKd74Bw5UluKE_EQrpHcO0KxTwLzzT-I8G4H69f4P4YqtPZND8Bw26TFJ00QtJJbufNvPPa0sFBmlKqJxCRU2hswnS2GXwFNU-FwTjwo_457JHf0YMWaTWgWnx-5ReokIv0sqTjD2s3hNg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=NON-VOLATILE+SEMICONDUCTOR+MEMORY+DEVICE+AND+MANUFACTURING+METHOD+THEREOF&rft.inventor=KOBAYASHI+KIYOTERU&rft.inventor=SAKAMOTO+OSAMU&rft.date=2003-06-25&rft.externalDBID=A&rft.externalDocID=KR20030051160A