MULTILAYER WIRING SUBSTRATE AND SEMICONDUCTOR DEVICE
PURPOSE: To provide a multilayer wiring board and a semiconductor device, where a power supply and a grounding part are efficiently arranged on each layer inside a board so as to enable both general signal wires and differential signal wires to have optimal impedance characteristics respectively. CO...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English Korean |
Published |
25.05.2002
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE: To provide a multilayer wiring board and a semiconductor device, where a power supply and a grounding part are efficiently arranged on each layer inside a board so as to enable both general signal wires and differential signal wires to have optimal impedance characteristics respectively. CONSTITUTION: General signal wires 1-1, 1-2, 1-3, and 1-4 and differential signal wires 4-1 and 4-1 are arranged on different planes. On the plane where the differential signal wire is arranged, the differential signal wire is arranged in a first region, and either power supply planes 12-1 and 12-3 or a ground plane is arranged in a second region. The general signal wires are arranged as laminated in a vertical direction in the second region, by which both the general signal wires and the differential signal wires are arranged between the power supply plane and the grounding plane.
본 발명은 전원부와 그라운드부를 기판 내의 각 층에 효율적으로 배치하여, 일반 신호선과 차동 신호선의 양방에 대하여 최적의 임피던스 특성을 달성할 수 있는 다층 배선 기판 및 반도체 장치를 제공하는 것을 과제로 한다. 일반 신호선(1-1, 1-2, 1-3, 1-4)과 차동 신호선(4-1, 4-1)을 다른 면에 배치한다. 차동 신호선이 배치되는 면에 있어서 차동 신호선을 제1영역에 배치하고, 제2영역에 전원 플레인(12-1, 12-3)과 그라운드 플레인 중의 어느 한쪽을 배치한다. 일반 신호선을 제2영역의 수직 방향으로 적층된 상태에서 배치함으로써, 일반 신호선 및 차동 신호선의 양방을 전원 플레인과 그라운드 플레인 사이에 배치한다. |
---|---|
AbstractList | PURPOSE: To provide a multilayer wiring board and a semiconductor device, where a power supply and a grounding part are efficiently arranged on each layer inside a board so as to enable both general signal wires and differential signal wires to have optimal impedance characteristics respectively. CONSTITUTION: General signal wires 1-1, 1-2, 1-3, and 1-4 and differential signal wires 4-1 and 4-1 are arranged on different planes. On the plane where the differential signal wire is arranged, the differential signal wire is arranged in a first region, and either power supply planes 12-1 and 12-3 or a ground plane is arranged in a second region. The general signal wires are arranged as laminated in a vertical direction in the second region, by which both the general signal wires and the differential signal wires are arranged between the power supply plane and the grounding plane.
본 발명은 전원부와 그라운드부를 기판 내의 각 층에 효율적으로 배치하여, 일반 신호선과 차동 신호선의 양방에 대하여 최적의 임피던스 특성을 달성할 수 있는 다층 배선 기판 및 반도체 장치를 제공하는 것을 과제로 한다. 일반 신호선(1-1, 1-2, 1-3, 1-4)과 차동 신호선(4-1, 4-1)을 다른 면에 배치한다. 차동 신호선이 배치되는 면에 있어서 차동 신호선을 제1영역에 배치하고, 제2영역에 전원 플레인(12-1, 12-3)과 그라운드 플레인 중의 어느 한쪽을 배치한다. 일반 신호선을 제2영역의 수직 방향으로 적층된 상태에서 배치함으로써, 일반 신호선 및 차동 신호선의 양방을 전원 플레인과 그라운드 플레인 사이에 배치한다. |
Author | IKEMOTO YOSHIHIKO IIJIMA MAKOTO MORIOKA MUNEHARU KIKUCHI ATSUSHI KIMURA YOSHIYUKI |
Author_xml | – fullname: KIKUCHI ATSUSHI – fullname: IKEMOTO YOSHIHIKO – fullname: MORIOKA MUNEHARU – fullname: KIMURA YOSHIYUKI – fullname: IIJIMA MAKOTO |
BookMark | eNrjYmDJy89L5WQw8Q31CfH0cYx0DVII9wzy9HNXCA51Cg4JcgxxVXD0c1EIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHeQUYGBkBkbGlkaOJoTJwqAJDCKjo |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 다층 배선 기판 및 반도체 장치 |
Edition | 7 |
ExternalDocumentID | KR20020039214A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_KR20020039214A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:55:41 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Korean |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_KR20020039214A3 |
Notes | Application Number: KR20010018943 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020525&DB=EPODOC&CC=KR&NR=20020039214A |
ParticipantIDs | epo_espacenet_KR20020039214A |
PublicationCentury | 2000 |
PublicationDate | 20020525 |
PublicationDateYYYYMMDD | 2002-05-25 |
PublicationDate_xml | – month: 05 year: 2002 text: 20020525 day: 25 |
PublicationDecade | 2000 |
PublicationYear | 2002 |
RelatedCompanies | FUJITSU LIMITED |
RelatedCompanies_xml | – name: FUJITSU LIMITED |
Score | 2.520968 |
Snippet | PURPOSE: To provide a multilayer wiring board and a semiconductor device, where a power supply and a grounding part are efficiently arranged on each layer... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
Title | MULTILAYER WIRING SUBSTRATE AND SEMICONDUCTOR DEVICE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020525&DB=EPODOC&locale=&CC=KR&NR=20020039214A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1RT8IwEL4gGvVNUYOKZolmb4u4dYM9LAbaLiCwkbEhPpGtdInRbERm_Pu2E5Qn3po2ubaXfL1re3cfwH264CkyGNeEf29pSOeWFqecaSZiFjNRsohbMnd45Fm9CD3PzFkFPja5MGWd0O-yOKJAFBN4L8rzevn_iEXK2MrVQ_ImuvInN3SIurkd65KWTSVdh4594mMVY2cQqF7wO9YUzsAj6uzBvnCkWxIPdNqVeSnLbaPinsDBWMjLilOovOc1OMIb7rUaHI7WX96iuUbf6gzQKBqG_WHnlQbKS1-GMSiTqCtZj0OqdDyiTKRSfY9EOPQDhdBpH9NzuHNpiHuamH7-t9v5INheq3EB1SzPeB0U2xLOFTOMRDc44u2WzWOh39Q22zpLbG5fQmOXpKvdw9dwXBKdNE1NNxtQLT6_-I2wt0VyW6rpBxxBfq4 |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUeMH6hLN3hZx6wZ7IAbaEib7IGNDeFpY6RKjASIz_vu2E5Qn3po2ubaX_HrX9u5-AA_ZjGfIYFwT_r2lIZ1b2jTjTDMRs5iJ0tm0IXOHPd_qxehlbI5L8LHJhSnqhH4XxREFopjAe16c18v_RyxSxFauHtM30bV47kYtom5ux7qkZVNJp0UHAQmwinGrH6p--DtWF87AE2rvwb5wshsSD3TUkXkpy22j0j2Gg4GQN89PoPS-qEIFb7jXqnDorb-8RXONvtUpIC92I8dtT2iovDoyjEEZxh3JehxRpe0TZSiVGvgkxlEQKoSOHEzP4L5LI9zTxPTJ326Tfri9VuMcyvPFnF-AYlvCuWKGkeoGR7zZsPlU6DezzabOUpvbl1DbJelq9_AdVHqR5yau4_ev4aggPambmm7WoJx_fvEbYXvz9LZQ2Q84sIGh |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MULTILAYER+WIRING+SUBSTRATE+AND+SEMICONDUCTOR+DEVICE&rft.inventor=KIKUCHI+ATSUSHI&rft.inventor=IKEMOTO+YOSHIHIKO&rft.inventor=MORIOKA+MUNEHARU&rft.inventor=KIMURA+YOSHIYUKI&rft.inventor=IIJIMA+MAKOTO&rft.date=2002-05-25&rft.externalDBID=A&rft.externalDocID=KR20020039214A |