A LAYOUT AND METHOD FOR FLASH MEMORY WITH NO SAS PROCESS
PURPOSE: A flash memory is provided to remove necessity for a self-matching process, without increasing cost by providing an intermediate conductor on a floating gate, a hard mask insulating layer on a control gate, a memory cell containing a source region adjacent to the floating gate, and a drain...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Korean |
Published |
26.02.2001
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE: A flash memory is provided to remove necessity for a self-matching process, without increasing cost by providing an intermediate conductor on a floating gate, a hard mask insulating layer on a control gate, a memory cell containing a source region adjacent to the floating gate, and a drain region arranged on the opposite side of the source region and a source contact. CONSTITUTION: When a hard mask layer(100) is silicon nitride, a conductive layer(91) is formed so that it is overlapped with a part of a gate stack. The overlap is formed by extending the width of an opening before the deposition of the conductive layer(91). An overlapping region(140) is typically narrower than the width of a gate stack(145). The overlap can be used for increasing positioning error tolerance in photolithographic processing used for reducing the resistance of a source contact line or forming a source contact opening. The source regions of the separated memory cells are brought into contact with one another by the conductive layer(91) which forms continuous conductive paths.
SAS 공정을 포함하지 않는 FLASH 메모리용의 레이아웃 및 방법이 설명된다. 레이아웃은 일련의 메모리셀(10)의 소스 영역들을 접속시켜 소스 라인(24)을 형성하는 소스 콘택트(91)를 포함한다. 소스 콘택트는 소스 콘택트(91) 형성동안 제어 게이트(18)를 절연시키는 메모리셀 게이트 스택(110, 115)의 일부로서 하드 마스크 절연체층(100)을 이용하여 형성된다. |
---|---|
AbstractList | PURPOSE: A flash memory is provided to remove necessity for a self-matching process, without increasing cost by providing an intermediate conductor on a floating gate, a hard mask insulating layer on a control gate, a memory cell containing a source region adjacent to the floating gate, and a drain region arranged on the opposite side of the source region and a source contact. CONSTITUTION: When a hard mask layer(100) is silicon nitride, a conductive layer(91) is formed so that it is overlapped with a part of a gate stack. The overlap is formed by extending the width of an opening before the deposition of the conductive layer(91). An overlapping region(140) is typically narrower than the width of a gate stack(145). The overlap can be used for increasing positioning error tolerance in photolithographic processing used for reducing the resistance of a source contact line or forming a source contact opening. The source regions of the separated memory cells are brought into contact with one another by the conductive layer(91) which forms continuous conductive paths.
SAS 공정을 포함하지 않는 FLASH 메모리용의 레이아웃 및 방법이 설명된다. 레이아웃은 일련의 메모리셀(10)의 소스 영역들을 접속시켜 소스 라인(24)을 형성하는 소스 콘택트(91)를 포함한다. 소스 콘택트는 소스 콘택트(91) 형성동안 제어 게이트(18)를 절연시키는 메모리셀 게이트 스택(110, 115)의 일부로서 하드 마스크 절연체층(100)을 이용하여 형성된다. |
Author | AMBROSE THOMAS M MEHRAD FREIDOON XIA JIE |
Author_xml | – fullname: MEHRAD FREIDOON – fullname: XIA JIE – fullname: AMBROSE THOMAS M |
BookMark | eNrjYmDJy89L5WSwcFTwcYz0Dw1RcPRzUfB1DfHwd1Fw8w9ScPNxDPYACvj6B0UqhHuGeCj4-SsEOwYrBAT5O7sGB_MwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUknjvICMDA0MgMjUys3Q0Jk4VAN9MKq0 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
DocumentTitleAlternate | SAS 공정을 포함하지 않는 플래시 메모리의 레이아웃및 방법 |
Edition | 7 |
ExternalDocumentID | KR20010015269A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_KR20010015269A3 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 02 08:53:17 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Korean |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_KR20010015269A3 |
Notes | Application Number: KR20000039444 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010226&DB=EPODOC&CC=KR&NR=20010015269A |
ParticipantIDs | epo_espacenet_KR20010015269A |
PublicationCentury | 2000 |
PublicationDate | 20010226 |
PublicationDateYYYYMMDD | 2001-02-26 |
PublicationDate_xml | – month: 02 year: 2001 text: 20010226 day: 26 |
PublicationDecade | 2000 |
PublicationYear | 2001 |
RelatedCompanies | TEXAS INSTRUMENTS INCORPORATED |
RelatedCompanies_xml | – name: TEXAS INSTRUMENTS INCORPORATED |
Score | 2.5111864 |
Snippet | PURPOSE: A flash memory is provided to remove necessity for a self-matching process, without increasing cost by providing an intermediate conductor on a... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
Title | A LAYOUT AND METHOD FOR FLASH MEMORY WITH NO SAS PROCESS |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010226&DB=EPODOC&locale=&CC=KR&NR=20010015269A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qfd60Kj6qLCi5BW0ea3IIkuZBtE22JKm2p2IeBVGSYiL-fSdpoz31OgPD7sDsfN_uzCzArZpSCROHxMuJIPEIqWNelSsgFynxPJWTWI2rfmfXo85Yep7IkxZ8Nr0w9ZzQn3o4IkZUjPFe1uf14v8Sy6xrK4u76B1F-aMdaibXsOOKv1DO7GvWiJnM4AxDG_ic5y91mPoEqupbsF0B6WrSvvXSr_pSFutJxT6EnRHay8ojaH3kHdg3mr_XOrDnrp68O7Bb12jGBQpXcVgcg6KToT5l45DonklcK3SYSZDPEXuoBw4KXOZPyetT6BCPkUAPyMhnBvr6BG5sKzQcHhcz-9v7bOCvr1w8hXaWZ-kZkEhMEGvNe1RNFCQdVJFURVSSN7mX9O7Th-gcupssXWxWX8LBsthK4AXahXb59Z1eYfYto-vaab_8pYDn |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4gPvCmqPGBuommt0b7WtoDMaWPFGm7pBSFU2MfJEZTiNT4950WUE5cZ5LJ7iSz8327M7MA91pGZUwcMq-koswjpE54TSmBXKwm00xJEy0p-509nzoj-XmsjGvwue6FqeaE_lTDETGiEoz3ojqv5_-XWGZVW7l4iN9RNHuyw47JrdlxyV8oZ3Y71oCZzOAMo9MPOD9Y6jD1iVTTd2C3Xc7nLcHTS7fsS5lvJhX7CPYGaC8vjqH2MWtCw1j_vdaEA2_15N2E_apGM1mgcBWHixNQdeLqEzYKie6bxLNCh5kE-RyxXX3ooMBjwYS89kKH-IwM9SEZBMxAX5_CnW2FhsPjYqK_vUf9YHPl0hnU81menQOJpRSx1lSgWqoi6aCqrKmSmr4pQio8Zu34AlrbLF1uV99Cwwk9N3J7fv8KDpeFVyIv0hbUi6_v7BozcRHfVA78BSy6g9Q |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=A+LAYOUT+AND+METHOD+FOR+FLASH+MEMORY+WITH+NO+SAS+PROCESS&rft.inventor=MEHRAD+FREIDOON&rft.inventor=XIA+JIE&rft.inventor=AMBROSE+THOMAS+M&rft.date=2001-02-26&rft.externalDBID=A&rft.externalDocID=KR20010015269A |