METHOD FOR FABRICATING OF MEMORY CELL

PURPOSE: A method for fabricating a memory cell is provided to be able to simplify a stack structure forming process by forming one polysilicon layer required to a double stack together with a gate. CONSTITUTION: A polysilicon(22), a cap oxide(23), a nitride(24) and a polysilicon(25) are sequentiall...

Full description

Saved in:
Bibliographic Details
Main Authors PARK, YOO-BAE, HAN, BYONG-YOUL
Format Patent
LanguageEnglish
Korean
Published 15.04.2000
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PURPOSE: A method for fabricating a memory cell is provided to be able to simplify a stack structure forming process by forming one polysilicon layer required to a double stack together with a gate. CONSTITUTION: A polysilicon(22), a cap oxide(23), a nitride(24) and a polysilicon(25) are sequentially formed on a gate area after defining a field area and an active area by forming field oxides(21) on both sides of a substrate(20). Then, a photoresist layer(28) is formed on all surface except a capacitor area after forming sidewalls(26) on both sides of the polysilicon(22), cap oxide(23) and nitride(24) and forming an oxide(27) on all surface. Next, a polysilicon is formed on all surface after removing the oxide(27) except the photoresist layer(28) area and then removing the photoresist layer(28), a photoresist layer is formed on the capacitor area, the polysilicon(25) and oxide(27) except the capacitor area are removed, and the photoresist layer is removed. Then, the oxide(27) of the capacitor area is removed, a dielectric(31) is formed on the polysilicon(25), and then a plate is formed on the dielectric. Next, metal is formed on all surface after forming an insulating layer on all surface except a central area. 본 발명은 이중 스택 제조공정을 간단히 할수 있는 메모리 셀 제조방법에 관한것으로, 종래에는 노드 형성을 위한 폴리실리콘 패터닝시 마스크 공정이 두번이상 이루어지므로써 공정이 복잡하였으나, 본 발명에서는 이중 스택 구조의 일부인 폴리실리콘(25)을 게이트 형성시 실현하므로써 이중 스택구조 형성시 마스크 1장만이 필요하는등 공정이 간단해지므로 상기 결점을 개선시킬 수 있는 것이다.
AbstractList PURPOSE: A method for fabricating a memory cell is provided to be able to simplify a stack structure forming process by forming one polysilicon layer required to a double stack together with a gate. CONSTITUTION: A polysilicon(22), a cap oxide(23), a nitride(24) and a polysilicon(25) are sequentially formed on a gate area after defining a field area and an active area by forming field oxides(21) on both sides of a substrate(20). Then, a photoresist layer(28) is formed on all surface except a capacitor area after forming sidewalls(26) on both sides of the polysilicon(22), cap oxide(23) and nitride(24) and forming an oxide(27) on all surface. Next, a polysilicon is formed on all surface after removing the oxide(27) except the photoresist layer(28) area and then removing the photoresist layer(28), a photoresist layer is formed on the capacitor area, the polysilicon(25) and oxide(27) except the capacitor area are removed, and the photoresist layer is removed. Then, the oxide(27) of the capacitor area is removed, a dielectric(31) is formed on the polysilicon(25), and then a plate is formed on the dielectric. Next, metal is formed on all surface after forming an insulating layer on all surface except a central area. 본 발명은 이중 스택 제조공정을 간단히 할수 있는 메모리 셀 제조방법에 관한것으로, 종래에는 노드 형성을 위한 폴리실리콘 패터닝시 마스크 공정이 두번이상 이루어지므로써 공정이 복잡하였으나, 본 발명에서는 이중 스택 구조의 일부인 폴리실리콘(25)을 게이트 형성시 실현하므로써 이중 스택구조 형성시 마스크 1장만이 필요하는등 공정이 간단해지므로 상기 결점을 개선시킬 수 있는 것이다.
Author PARK, YOO-BAE
HAN, BYONG-YOUL
Author_xml – fullname: PARK, YOO-BAE
– fullname: HAN, BYONG-YOUL
BookMark eNrjYmDJy89L5WRQ9XUN8fB3UXDzD1Jwc3QK8nR2DPH0c1fwd1PwdfX1D4pUcHb18eFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHeQYYGBkamRpZGlk5OhsbEqQIA-e4lug
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 메모리셀 제조방법
Edition 7
ExternalDocumentID KR100252929BB1
GroupedDBID EVB
ID FETCH-epo_espacenet_KR100252929BB13
IEDL.DBID EVB
IngestDate Fri Aug 30 05:42:44 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Korean
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_KR100252929BB13
Notes Application Number: KR19920024045
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000415&DB=EPODOC&CC=KR&NR=100252929B1
ParticipantIDs epo_espacenet_KR100252929BB1
PublicationCentury 2000
PublicationDate 20000415
PublicationDateYYYYMMDD 2000-04-15
PublicationDate_xml – month: 04
  year: 2000
  text: 20000415
  day: 15
PublicationDecade 2000
PublicationYear 2000
RelatedCompanies HYUNDAI MICRO ELECTRONICS CO.,LTD
RelatedCompanies_xml – name: HYUNDAI MICRO ELECTRONICS CO.,LTD
Score 2.4823642
Snippet PURPOSE: A method for fabricating a memory cell is provided to be able to simplify a stack structure forming process by forming one polysilicon layer required...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRICITY
Title METHOD FOR FABRICATING OF MEMORY CELL
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000415&DB=EPODOC&locale=&CC=KR&NR=100252929B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDat2I_rXkoYtPW4tZ2lCrzaSRdCzJww1X8973G1fm0t5DA5QMud7_c3S8A10VpOZRyQ9W4aahN6EwVBUeoUlXUoWizNSGzfJO76MV6HtvjDszaWhjJE_otyRFRowrU91re14v1I5YvcyuXt-Idu-YPYe76SouOG_ooW_E9NxilfsoUxtxBpiSZ2zCN2gb6Ah5CpS30o51GHYJXrylLWfy3KeE-bI9Q3Ed9AJ3ZvAe7rP16rQc78Srijc2V8i0P4SYO8ij1CeI2Ej56mawBTp5IGpI4iNPsjbBgODyCqzDIWaTifJO_3U0G2Xptnm4eQxdxf3kCxBQWbbgfTF0UligF54XGjZIbfFpRcc9Pob9J0tnm4XPY-60qt1Td7kO3_vwqL9C-1uJSnssPKM154A
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFetNq-KjakDNLZinMYcg5mU0rxKi1FPYjQlIwRYb8e87uzbWU2_LLsw-YHbm25n5FuCyqnXTsogqyURTJRY6k2hFEKo0jWVaaLNlyrN805vwWX-aGJMeTLtaGM4T-s3JEVGjKtT3lt_X89UjlsdzKxfX9B27ZndBYXtih44ZfZQheo7tjzMvc0XXtaNcTHObMY0aKvoCDkKlDfSxTaYO_ovDylLm_21KsAObYxT30e5CbzobwsDtvl4bwlayjHhjc6l8iz24SvwizDwBcZsQ3Ds5rwFOH4QsEBI_yfJXwfXjeB8uAr9wQwnnK_92V0b5am2Ooh1AH3F_fQiCRnWLcT9oCq10WlNCKpmoNVHJW2PRW3IEo3WSjtcPn8MgLJK4jB_T6AS2fyvMdUkxRtBvP7_qU7S1LT3jZ_QDCz180w
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+FOR+FABRICATING+OF+MEMORY+CELL&rft.inventor=PARK%2C+YOO-BAE&rft.inventor=HAN%2C+BYONG-YOUL&rft.date=2000-04-15&rft.externalDBID=B1&rft.externalDocID=KR100252929BB1