DEVICE CONNECTING SYSTEM FOR PROCESSOR SYSTEM

PROBLEM TO BE SOLVED: To correspond to the change of address mapping and to miniaturize a system by installing a register which can arbitrarily set the mapping of an address area which a processor has and also a decoding circuit to recognize the mapping in a bridge circuit or in the processor. SOLUT...

Full description

Saved in:
Bibliographic Details
Main Author FUJISAWA TAKAKO
Format Patent
LanguageEnglish
Published 08.10.1999
Edition6
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:PROBLEM TO BE SOLVED: To correspond to the change of address mapping and to miniaturize a system by installing a register which can arbitrarily set the mapping of an address area which a processor has and also a decoding circuit to recognize the mapping in a bridge circuit or in the processor. SOLUTION: When a processor accesses to an I/O device A, a selection signal 14 to the I/O device A is asserted. In an I/O control part 8, access is started and therefore the content of a responding method setting register A is selected. When system constitution is changed and the responding method of a device connected to the address area of the I/O device A is changed to a method for asserting an ACK signal 16 and terminating a cycle from a method for automatically terminating the cycle, the setting of the response setting register A is changed so that the ACK signal 16 from the I/O device is asserted and then the cycle is terminated.
Bibliography:Application Number: JP19980069769