MULTI-FAILURE PROCESSING SYSTEM

PROBLEM TO BE SOLVED: To provide a multi-failure processing system for operating priority control according to a failure level related with a multi-failure processing system. SOLUTION: Plural processors 1 share one memory 2 in this system. This system is provided with an outside interruption detecti...

Full description

Saved in:
Bibliographic Details
Main Authors ISHIKAWA KAZUNARI, FUKUHARA HIDEJI
Format Patent
LanguageEnglish
Published 28.05.1999
Edition6
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:PROBLEM TO BE SOLVED: To provide a multi-failure processing system for operating priority control according to a failure level related with a multi-failure processing system. SOLUTION: Plural processors 1 share one memory 2 in this system. This system is provided with an outside interruption detecting means 3 for detecting and storing interruption from the outside part, register 31 for storing an interruption level provided in the outside interruption detecting means 3, logical interruption level storing part 12 for storing a logical interruption level for each program provided in the memory 2, and interruption priority (MCP) flag 11 for storing the state of the MCP provided in the memory 2.
Bibliography:Application Number: JP19970303817