HIGH SPEED MEMORY ACCESS SYSTEM

PURPOSE: To quickly transfer memory access information between a circuit requiring memory access and a memory module without increasing the number of interface signal lines in respect to a system for executing high speed memory access. CONSTITUTION: A circuit requiring memory access is provided with...

Full description

Saved in:
Bibliographic Details
Main Author HAYAMI SHICHIRO
Format Patent
LanguageEnglish
Published 17.05.1996
Edition6
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:PURPOSE: To quickly transfer memory access information between a circuit requiring memory access and a memory module without increasing the number of interface signal lines in respect to a system for executing high speed memory access. CONSTITUTION: A circuit requiring memory access is provided with a 1st high speed information transferring circuit 3 for multiplexing and transferring memory access information inputted from respective logic parts, separating multiplexed response information inputted from respective memory blocks and transferring the separated information to the logic part of an access source and a memory module is provided with a 2nd high speed information transferring circuit 4 for separating the multiplexed access information inputted from the circuit 3, applying the separated information to respective memory blocks, multiplexing response information from respective memory blcoks, and transferring the multiplexed information to the circuit 3.
Bibliography:Application Number: JP19940256611