MANUFACTURE OF SEMICONDUCTOR DEVICE
PURPOSE:To prevent decrease in leakage current, variation in threshold value, variation in conductance, and deterioration in element performance such as decrease in dielectric strength by making a structure where the boundary of source-drain diffusion regions and a substrate has a smooth distributio...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
11.03.1992
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE:To prevent decrease in leakage current, variation in threshold value, variation in conductance, and deterioration in element performance such as decrease in dielectric strength by making a structure where the boundary of source-drain diffusion regions and a substrate has a smooth distribution of concentration. CONSTITUTION:A gate insulating film 2, gate electrode material layer 3, and mask material pattern 4 are formed on a P-type semiconductor substrate 1. Next, determining N<+> type (high-doped) source-drain regions 6S, 6D and then removing a deposit 5 and the organic film 4a in the top layer of the pattern 4 leave the mask material pattern of an inorganic insulating film 4b. When the layer 3 is etched again vertically to the substrate with the pattern of the film 4b as a mask, a gate electrode pattern 3G is formed and used as a mask to determine N<-> type low-doped regions 7S, 7D by ion implantation so that the gate side boundary of the regions 6S, 6D and the p-type substrate 1 shows a smooth distribution of concentration. This design relieves leakage current and reduces dispersion in transistor characteristics such as threshold value and dielectric strength. |
---|---|
AbstractList | PURPOSE:To prevent decrease in leakage current, variation in threshold value, variation in conductance, and deterioration in element performance such as decrease in dielectric strength by making a structure where the boundary of source-drain diffusion regions and a substrate has a smooth distribution of concentration. CONSTITUTION:A gate insulating film 2, gate electrode material layer 3, and mask material pattern 4 are formed on a P-type semiconductor substrate 1. Next, determining N<+> type (high-doped) source-drain regions 6S, 6D and then removing a deposit 5 and the organic film 4a in the top layer of the pattern 4 leave the mask material pattern of an inorganic insulating film 4b. When the layer 3 is etched again vertically to the substrate with the pattern of the film 4b as a mask, a gate electrode pattern 3G is formed and used as a mask to determine N<-> type low-doped regions 7S, 7D by ion implantation so that the gate side boundary of the regions 6S, 6D and the p-type substrate 1 shows a smooth distribution of concentration. This design relieves leakage current and reduces dispersion in transistor characteristics such as threshold value and dielectric strength. |
Author | IIZUKA KATSUHIKO SASAKI TAKAE |
Author_xml | – fullname: IIZUKA KATSUHIKO – fullname: SASAKI TAKAE |
BookMark | eNrjYmDJy89L5WRQ9nX0C3VzdA4JDXJV8HdTCHb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgEeBibmZpZGpo7GRCgBAAUgJGk |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | JPH0476925A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JPH0476925A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:21:59 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JPH0476925A3 |
Notes | Application Number: JP19900191800 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920311&DB=EPODOC&CC=JP&NR=H0476925A |
ParticipantIDs | epo_espacenet_JPH0476925A |
PublicationCentury | 1900 |
PublicationDate | 19920311 |
PublicationDateYYYYMMDD | 1992-03-11 |
PublicationDate_xml | – month: 03 year: 1992 text: 19920311 day: 11 |
PublicationDecade | 1990 |
PublicationYear | 1992 |
RelatedCompanies | FUJITSU LTD |
RelatedCompanies_xml | – name: FUJITSU LTD |
Score | 2.4119284 |
Snippet | PURPOSE:To prevent decrease in leakage current, variation in threshold value, variation in conductance, and deterioration in element performance such as... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | MANUFACTURE OF SEMICONDUCTOR DEVICE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920311&DB=EPODOC&locale=&CC=JP&NR=H0476925A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp7L5RUHpW7HfWR-KdGlLLfSD2Y69jWbLYC9zuIr_vpfaTV_0LSRwSY5c7i653x3AI7dEljWGTo5qc8VczocKq-a6womDrhsX6E2BRk5SOyrNeGpNO7DaYWGaPKGfTXJElKg5ynvd3Nebn0csv4mt3D6xFXa9PYeF68uLFi6m4xnVZH_kBnnmZ1Sm1I1zOR27kWoS29Et7wAO0YomIvormIwEKGXzW6OEZ3CUI7F1fQ4dvu7BCd0VXuvBcdL-d2OzFb3tBTwkXlqGHhVhClIWSq-CgVnql7TIxpIfTF5ocAlSGBQ0UnC22X5nszjfr8u4gi46_LwPkkmYYxl6pRqGZS6IKFrAuE6W1ZChuaLyAQz-JHP9z9gNnH4HmxqKpt1Ct37_4HeoUmt23zDjCz0Td00 |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUQN-LtHsbXHfGw-LgW7LmOwjOAhvywol4QWJzPjve50DfdG3pk2u7aXXu2vvdwfwyAyeZY2ikyObTNKXc1uixVyVmNVD141x9CZHI0exGUz0cGbMGrDaYWGqPKGfVXJElKg5yntZ3debn0cst4qt3D7RFXa9PfuZ44qLGi6m4hlVRHfgeGniJkQkxAlTMR47gaxbZk81-gdwiBa2zdPse9MBB6VsfmsU_xSOUiS2Ls-gwdZtaJFd4bU2HEf1fzc2a9HbnsND1I8nfp_wMAUh8YVXzsAkdickS8aC602HxLsAwfcyEkg4W77fWR6m-3Vpl9BEh591QNAt2jM0tZA1zdAXFi9aQJlqLQuborkisy50_yRz9c_YPbSCLBrlo2H8cg0n34GnmqQoN9As3z_YLarXkt5VjPkC_CZ6PQ |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MANUFACTURE+OF+SEMICONDUCTOR+DEVICE&rft.inventor=IIZUKA+KATSUHIKO&rft.inventor=SASAKI+TAKAE&rft.date=1992-03-11&rft.externalDBID=A&rft.externalDocID=JPH0476925A |