LAYOUT METHOD FOR CMOS INTEGRATED CIRCUIT
PURPOSE:To enable the circuit element such as transistor, etc., to be arranged on the whole semiconductor substrate thereby increasing the integration degree by a method wherein the power supply lines and the signal lines are allotted to respective wiring layers of a CMOS integrated circuit. CONSTIT...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
28.07.1992
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!