CONTROL METHOD FOR INFORMATION PROCESSOR

PURPOSE:To maintain the interchangeability among the programs having the softwares by using a software timer than can execute its instruction within a prescribed range of the instruction executing time even with different types of devices. CONSTITUTION:A CPU reads out an instruction stored previousl...

Full description

Saved in:
Bibliographic Details
Main Authors YU KEIICHI, FUJIOKA YOSHINORI
Format Patent
LanguageEnglish
Published 22.03.1990
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:PURPOSE:To maintain the interchangeability among the programs having the softwares by using a software timer than can execute its instruction within a prescribed range of the instruction executing time even with different types of devices. CONSTITUTION:A CPU reads out an instruction stored previously in a main memory via an instruction fetching device 4 and decodes the instruction via an instruction decoding device 5. The decoded object is branched into the microinstruction groups of three areas via an operation code/unit designating part I for instruction as long as the instruction is equal to a software timer instruction. Then the microinstruction group executes the software timer instruction. When this instruction is set at a register 2, the machine cycle is extended via a stage generating circuit 3 based on the machine cycle extension value designated by a microinstruction. Then the interchangeability is maintained among the programs having the softwares with the use of a software timer that can execute its instruction within the prescribed range of the instruction executing time.
Bibliography:Application Number: JP19880233266