FORMING METHOD FOR MULTILAYER PRINTED BOARD
PURPOSE:To prevent interlayer voids between printed circuit boards from generating by providing an outer frame for specifying the height of a multilayer printed board, and a plunger for pressurizing a melted adhesive flowing to the periphery of a laminate. CONSTITUTION:After a laminate 4 is interpos...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
17.11.1989
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE:To prevent interlayer voids between printed circuit boards from generating by providing an outer frame for specifying the height of a multilayer printed board, and a plunger for pressurizing a melted adhesive flowing to the periphery of a laminate. CONSTITUTION:After a laminate 4 is interposed between an upper metal mold 11 and a lower metal mold 12 by using a multilayer printed board molding device having an outer frame 23 which can burden the loads of the upper and lower molds, a space surrounded by the molds 11, 12 is evacuated in vacuum, and the air of a fine space between the printed circuit board 1 of the laminate 4 and an insulation adhesive 2 is sufficiently sucked. The molds 11, 12 are heated, the adhesive 2 is melted, the melted adhesive 2' is sufficiently filled in a space surrounded by the molds 11, 12 and the frame 23 by the pressure from the molds 11, 12 side, continuously pressurized until the molds 11, 12 are brought into contact with the frame 23, and the melted adhesive is pressurized to high pressure by a plunger 24 for directly pressurizing the part in contact with the adhesive 2' of the molds 11, 12 when the thickness of the laminate 4 does not vary. Thus, the interlayer voids can be eliminated. |
---|---|
AbstractList | PURPOSE:To prevent interlayer voids between printed circuit boards from generating by providing an outer frame for specifying the height of a multilayer printed board, and a plunger for pressurizing a melted adhesive flowing to the periphery of a laminate. CONSTITUTION:After a laminate 4 is interposed between an upper metal mold 11 and a lower metal mold 12 by using a multilayer printed board molding device having an outer frame 23 which can burden the loads of the upper and lower molds, a space surrounded by the molds 11, 12 is evacuated in vacuum, and the air of a fine space between the printed circuit board 1 of the laminate 4 and an insulation adhesive 2 is sufficiently sucked. The molds 11, 12 are heated, the adhesive 2 is melted, the melted adhesive 2' is sufficiently filled in a space surrounded by the molds 11, 12 and the frame 23 by the pressure from the molds 11, 12 side, continuously pressurized until the molds 11, 12 are brought into contact with the frame 23, and the melted adhesive is pressurized to high pressure by a plunger 24 for directly pressurizing the part in contact with the adhesive 2' of the molds 11, 12 when the thickness of the laminate 4 does not vary. Thus, the interlayer voids can be eliminated. |
Author | UJIIE NORIAKI KYOI MASAYUKI MUROOKA HIDEYASU |
Author_xml | – fullname: UJIIE NORIAKI – fullname: MUROOKA HIDEYASU – fullname: KYOI MASAYUKI |
BookMark | eNrjYmDJy89L5WTQdvMP8vX0c1fwdQ3x8HdRAHIVfEN9Qjx9HCNdgxQCgjz9QlxdFJz8HYNceBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvFeAh4GhkYWZsaWBozExagBvPCbs |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | JPH01286390A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JPH01286390A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:07:49 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JPH01286390A3 |
Notes | Application Number: JP19880113660 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19891117&DB=EPODOC&CC=JP&NR=H01286390A |
ParticipantIDs | epo_espacenet_JPH01286390A |
PublicationCentury | 1900 |
PublicationDate | 19891117 |
PublicationDateYYYYMMDD | 1989-11-17 |
PublicationDate_xml | – month: 11 year: 1989 text: 19891117 day: 17 |
PublicationDecade | 1980 |
PublicationYear | 1989 |
RelatedCompanies | HITACHI LTD |
RelatedCompanies_xml | – name: HITACHI LTD |
Score | 2.4008658 |
Snippet | PURPOSE:To prevent interlayer voids between printed circuit boards from generating by providing an outer frame for specifying the height of a multilayer... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY INDEXING SCHEME ASSOCIATED WITH SUBCLASS B29C, RELATING TO PARTICULARARTICLES MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PERFORMING OPERATIONS PRINTED CIRCUITS SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDEDFOR SHAPING OR JOINING OF PLASTICS TRANSPORTING WORKING OF PLASTICS WORKING OF SUBSTANCES IN A PLASTIC STATE, IN GENERAL |
Title | FORMING METHOD FOR MULTILAYER PRINTED BOARD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19891117&DB=EPODOC&locale=&CC=JP&NR=H01286390A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMUgxNLVIM07VTTEwSNI1MTQy101MS0vVBZ1WZmlhYGycCN4k5utn5hFq4hVhGsHEkAXbCwM-J7QcfDgiMEclA_N7Cbi8LkAMYrmA11YW6ydlAoXy7d1CbF3UUhKhy3-AWddczcXJ1jXA38XfWc3Z2dYrQM0vyNYDVBADa2MDR2YGVmAz2hy0_Ms1zAm0K6UAuUpxE2RgCwCallcixMCUmifMwOkMu3lNmIHDFzrhDWRC816xCIM2sL_m6-nnruDrGuLh76IA5Cr4hvqEePo4RroGKYCWNQBLIQUnf8cgF1EGRTfXEGcPXaCt8XAvxnsFIBxoLMbAAuz6p0owKKSkAcPRzDDNGFiumKSmGlmkJCWDJupMgEKppqmmkgxSuM2RwicpzcAFXi0FWtBmLsPAUlJUmioLrF5LkuTA4QIA_dR59Q |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL_MaZxvOjU6v2pieDFENmDDB2IGZTKkQBZm5hMZoyT6MBeH8d_32mzOF33rR3JtL7m7Xu93V4AbrWibVqlztdC0XDXanZ46LUuuimpl95am61OZJMairj82gok5qcHbOhdG1gn9ksURUaJmKO-V1NeLzSMWldjK5V3-ikPvD4PUpkoxXcF_UHR7CnVsL4lp7CquaweJEo1sXyhitMZafwu28YptiTr73rMjslIWv03KYB92EqQ2rw6gxudNaLjrn9easMtWAW9srmRveQi36K-xYfRImJf6MSXYJWwcpsOw_-KNiIA1oBYiTtwf0SO4Hnip66u4avZzxCxINhvUj6GOrj8_AVKUyMduu9RRrxicd6win4lAnYFD3OTmKbT-ptP6b_IKGn7KwiwcRk9nsCeRUwLc1juHevXxyS_Q1Fb5peTRN9yUfOU |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=FORMING+METHOD+FOR+MULTILAYER+PRINTED+BOARD&rft.inventor=UJIIE+NORIAKI&rft.inventor=MUROOKA+HIDEYASU&rft.inventor=KYOI+MASAYUKI&rft.date=1989-11-17&rft.externalDBID=A&rft.externalDocID=JPH01286390A |