MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE

To provide a technique of being able to manufacture a highly reliable semiconductor device using a scribe ad brake method.SOLUTION: A manufacturing method for a semiconductor device includes the steps of: pressing, on a first surface (2a) of a semiconductor substrate (2) including a plurality of ele...

Full description

Saved in:
Bibliographic Details
Main Authors NAGUMO YUJI, UECHA MASAFUMI
Format Patent
LanguageEnglish
Japanese
Published 27.06.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To provide a technique of being able to manufacture a highly reliable semiconductor device using a scribe ad brake method.SOLUTION: A manufacturing method for a semiconductor device includes the steps of: pressing, on a first surface (2a) of a semiconductor substrate (2) including a plurality of element regions (3), a scribing wheel (32) along a border (4) of the element regions to make the semiconductor substrate elastically deformed, thereby forming a groove (G) on the first surface, in which a crack (5) is formed along the groove extending in a thickness direction of the semiconductor substrate below the groove; grinding the first surface after the groove is formed; and dividing the semiconductor substrate along the border by, after the first surface is ground, pressing a dividing member (33) on the semiconductor substrate along the border of a second surface (2b) of the semiconductor substrate existing on a side opposite to the first surface.SELECTED DRAWING: Figure 9 【課題】スクライブアンドブレイク工法を利用して、高い信頼性を有する半導体装置を製造し得る技術を提供すること。【解決手段】半導体装置の製造方法は、複数の素子領域(3)を有する半導体基板(2)の第1表面(2a)に、前記素子領域の境界(4)に沿ってスクライビングホイール(32)を押し当てることによって、前記半導体基板を塑性変形させることにより前記第1表面に溝(G)を形成する工程であって、前記溝の下部に前記溝に沿うと共に前記半導体基板の厚み方向に延びるクラック(5)が形成される工程と、前記溝を形成する前記工程の後に、前記第1表面を研削する工程と、前記第1表面を研削する前記工程の後に、前記第1表面の反対側に位置する前記半導体基板の第2表面(2b)に前記境界に沿って前記半導体基板に分割部材(33)を押し当てることによって、前記境界に沿って前記半導体基板を分割する分割工程と、を備える。【選択図】図9
AbstractList To provide a technique of being able to manufacture a highly reliable semiconductor device using a scribe ad brake method.SOLUTION: A manufacturing method for a semiconductor device includes the steps of: pressing, on a first surface (2a) of a semiconductor substrate (2) including a plurality of element regions (3), a scribing wheel (32) along a border (4) of the element regions to make the semiconductor substrate elastically deformed, thereby forming a groove (G) on the first surface, in which a crack (5) is formed along the groove extending in a thickness direction of the semiconductor substrate below the groove; grinding the first surface after the groove is formed; and dividing the semiconductor substrate along the border by, after the first surface is ground, pressing a dividing member (33) on the semiconductor substrate along the border of a second surface (2b) of the semiconductor substrate existing on a side opposite to the first surface.SELECTED DRAWING: Figure 9 【課題】スクライブアンドブレイク工法を利用して、高い信頼性を有する半導体装置を製造し得る技術を提供すること。【解決手段】半導体装置の製造方法は、複数の素子領域(3)を有する半導体基板(2)の第1表面(2a)に、前記素子領域の境界(4)に沿ってスクライビングホイール(32)を押し当てることによって、前記半導体基板を塑性変形させることにより前記第1表面に溝(G)を形成する工程であって、前記溝の下部に前記溝に沿うと共に前記半導体基板の厚み方向に延びるクラック(5)が形成される工程と、前記溝を形成する前記工程の後に、前記第1表面を研削する工程と、前記第1表面を研削する前記工程の後に、前記第1表面の反対側に位置する前記半導体基板の第2表面(2b)に前記境界に沿って前記半導体基板に分割部材(33)を押し当てることによって、前記境界に沿って前記半導体基板を分割する分割工程と、を備える。【選択図】図9
Author NAGUMO YUJI
UECHA MASAFUMI
Author_xml – fullname: NAGUMO YUJI
– fullname: UECHA MASAFUMI
BookMark eNrjYmDJy89L5WTQ9XX0C3VzdA4JDfL0c1fwdQ3x8HdRcPMPUgh29fV09vdzCXUOAfJcXMM8nV15GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8V4CRgZGJgYWZgaWhozFRigASCifR
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体装置の製造方法
ExternalDocumentID JP2024086091A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2024086091A3
IEDL.DBID EVB
IngestDate Fri Nov 01 05:37:37 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2024086091A3
Notes Application Number: JP20220201010
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240627&DB=EPODOC&CC=JP&NR=2024086091A
ParticipantIDs epo_espacenet_JP2024086091A
PublicationCentury 2000
PublicationDate 20240627
PublicationDateYYYYMMDD 2024-06-27
PublicationDate_xml – month: 06
  year: 2024
  text: 20240627
  day: 27
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies DENSO CORP
MIRISE TECHNOLOGIES CORP
TOYOTA MOTOR CORP
RelatedCompanies_xml – name: TOYOTA MOTOR CORP
– name: MIRISE TECHNOLOGIES CORP
– name: DENSO CORP
Score 3.6835914
Snippet To provide a technique of being able to manufacture a highly reliable semiconductor device using a scribe ad brake method.SOLUTION: A manufacturing method for...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240627&DB=EPODOC&locale=&CC=JP&NR=2024086091A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOpYj0Lair_Xoo0iUttdAPtB17G22Tggo6XMV_30vX6Z72lkvg8gF3v7vklwTghtulbgutJugdBcEI_I4grnNSajUGqLZRFUuWb2wE-UM41ac9eF_dhWnfCf1pH0dEi6rQ3pvWX8__N7FYy61c3JavWPX56GcOU7vsWMLTyFTZ2PHShCVUpdQJUzV-XrZZBqKjuwXbGEeb0hy8yVheS5mvY4p_ADspqvtoDqH3Vgxgj66-XhvAbtSdeGOxM77FEZDIjXPfpVkuGQxK5GVBwhTM4pQXuZhJzHKaocS8yRP1juHa9zIaEOx39jfLWZiujVE7gT6m_-IUFEwidYsX4p5zyfc0bGGZNbowrSgqQx_xMxhuUHS-sXUI-1KS1KeReQH95utbXCLINuVVuzi_i9J6ug
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qFetNq6LWRxDJbVET8zoESXcT0tg80KT0VvIEFbTYiH_f2TTVnnrb3YF9DMx8M7vf7gLcFEamGKVcEfSOJcEI_I4grhckkysMUA01T5cs30B1kwdvqkw78L66C9O8E_rTPI6IFpWjvdeNv57_b2Kxhlu5uM1esenz0YlNJrbZMYcnSRPZ0LSjkIVUpNT0IjF4Xsp0FdHR2oJtjLE1bg72ZMivpczXMcXZh50Iu_uoD6DzlvahR1dfr_Vh129PvLHYGt_iEIhvBYlj0TjhDAbBt2M3ZAJmccILV2YYsITGWGP2ZETtI7h27Ji6BMed_a1y5kVrc5SPoYvpf3kCAiaRil6k5X1RcL6napS6VqELk9M0VxWpOIXBho7ONkqvoOfG_ng2HgVPA9jjEk6DkrRz6NZf3-UFAm6dXTaK-gV4I32t
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MANUFACTURING+METHOD+FOR+SEMICONDUCTOR+DEVICE&rft.inventor=NAGUMO+YUJI&rft.inventor=UECHA+MASAFUMI&rft.date=2024-06-27&rft.externalDBID=A&rft.externalDocID=JP2024086091A