LINEARIZER
To provide a linearizer which has opposite characteristics to those of an amplifier, without changing a configuration of a transistor itself or a field effect transistor itself.SOLUTION: Linearizers according to the present invention each comprise: a transistor or a field effect transistor; a capaci...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
13.05.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | To provide a linearizer which has opposite characteristics to those of an amplifier, without changing a configuration of a transistor itself or a field effect transistor itself.SOLUTION: Linearizers according to the present invention each comprise: a transistor or a field effect transistor; a capacitance part disposed between a capacity connection end and a ground; and a bias circuit. A base or a gate is connected to a transmission path. The first linearizer is provided with the transistor which has a collector connected to the ground and has an emitter serving as the capacity connection end. The second linearizer is provided with the transistor which has an emitter connected to the ground and has a collector serving as the capacity connection end. The third linearizer is provided with the field effect transistor which has a drain connected to the ground and has a source serving as the capacity connection end. The fourth linearizer is provided with the field effect transistor which has a source connected to the ground and has a drain serving as the capacity connection end. The bias circuit applies a bias voltage to the base or the gate.SELECTED DRAWING: Figure 5
【課題】トランジスタもしくは電界効果トランジスタ自体の構成を変更せずに、増幅器の特性の逆特性を有するリニアライザを提供する。【解決手段】本発明のリニアライザは、トランジスタまたは電界効果トランジスタ、容量接続端とアースとの間に配置された静電容量部、バイアス回路を備える。伝送パスには、ベースまたはゲートを接続する。第1のリニアライザは、アースにコレクタを接続し、エミッタを容量接続端としたトランジスタを備える。第2のリニアライザは、アースにエミッタを接続し、コレクタを容量接続端としたトランジスタを備える。第3のリニアライザは、アースにドレインを接続し、ソースを容量接続端とした電界効果トランジスタを備える。第4のリニアライザは、アースにソースを接続し、ドレインを容量接続端とした電界効果トランジスタを備える。バイアス回路は、ベースまたはゲートにバイアス電圧を印加する。【選択図】図5 |
---|---|
Bibliography: | Application Number: JP20220171256 |