POWER STORAGE APPARATUS AND POWER STORAGE SYSTEM
To provide a power storage apparatus capable of preventing breakage of an internal circuit even in a case where a voltage received from a power generation element is high, and a power storage system.SOLUTION: A power storage apparatus comprises: a switch unit for switching a connection of a pluralit...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
16.04.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | To provide a power storage apparatus capable of preventing breakage of an internal circuit even in a case where a voltage received from a power generation element is high, and a power storage system.SOLUTION: A power storage apparatus comprises: a switch unit for switching a connection of a plurality of power storage device storing power generated by a power generation element to series or parallel according to a switch control signal; a hysteresis unit which receives the power from the power generation element as an input voltage and in which a value of the input voltage to generate a timing signal for switching the connection of the plurality of power storage devices from series to parallel is different from a value of the input voltage to generate a timing signal for switching from parallel to series; and a signal generation unit which receives the input voltage as a power supply voltage and generates the switch control signal according to the timing signal. The signal generation unit includes: a generation circuit for generating the switch control signal; and a voltage control circuit which is connected in series to the generation circuit and supplies a voltage lower than the value of the input voltage to the generation circuit.SELECTED DRAWING: Figure 1
【課題】発電素子から受ける電圧が高い場合にも、内部回路の破損を抑止できる蓄電装置および蓄電システムを提供する。【解決手段】蓄電装置は、発電素子により発電された電力を蓄電する複数の蓄電デバイスの接続をスイッチ制御信号に応じて直列または並列に切り替えるスイッチ部と、前記発電素子からの電力を入力電圧として受け、前記複数の蓄電デバイスの接続を直列から並列に切り替えるタイミング信号を生成する入力電圧の値と、並列から直列に切り替えるタイミング信号を生成する入力電圧の値とが相違するヒステリシス部と、入力電圧を電源電圧として受け、タイミング信号に応じてスイッチ制御信号を生成する信号生成部と、を有し、信号生成部は、スイッチ制御信号を生成する生成回路と、生成回路に直列に接続され、入力電圧の値より低い電圧を生成回路に供給する電圧制御回路とを有する。【選択図】図1 |
---|---|
Bibliography: | Application Number: JP20220160334 |