PHOTOELECTRIC CONVERSION DEVICE AND DRIVE METHOD OF THE SAME
To provide a photoelectric conversion device that can effectively prevent variations in a potential between output lines according to a drive mode.SOLUTION: A photoelectric conversion device has: a pixel area in which a plurality of unit pixels each having a photoelectric conversion part is arranged...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
21.09.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | To provide a photoelectric conversion device that can effectively prevent variations in a potential between output lines according to a drive mode.SOLUTION: A photoelectric conversion device has: a pixel area in which a plurality of unit pixels each having a photoelectric conversion part is arranged to form a plurality of rows and a plurality of columns; a plurality of output lines at least two of which are arranged on each of the plurality of columns and which is connected with corresponding unit pixels in the column; a plurality of column circuits that is provided in correspondence with the plurality of output lines, respectively; and a control circuit that controls connection between the plurality of output lines and the plurality of column circuits. When a pixel signal is not output to a second output line arranged on the same column as a first output line of the plurality of output lines at timing when a pixel signal is output to the first output line, the control circuit connects the first output line to a corresponding first column circuit, and cuts off the second output line from a corresponding second column circuit.SELECTED DRAWING: Figure 7
【課題】駆動モードに応じて出力線間の電位ばらつきを効果的に抑制しうる光電変換装置を提供する。【解決手段】光電変換装置は、各々が光電変換部を有する複数の単位画素が複数の行及び複数の列をなすように配された画素領域と、複数の列の各々に少なくとも2つが配され、それぞれが対応する列の単位画素に接続された複数の出力線と、複数の出力線の各々に対応して設けられた複数の列回路と、複数の出力線と複数の列回路との間の接続を制御する制御回路と、を有する。制御回路は、複数の出力線のうちの第1の出力線に画素信号が出力されるタイミングで第1の出力線と同じ列に配された第2の出力線に画素信号が出力されない場合に、第1の出力線を対応する第1の列回路に接続し、第2の出力線を対応する第2の列回路から切り離すように構成されている。【選択図】図7 |
---|---|
Bibliography: | Application Number: JP20220035094 |