SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING THE SAME

To suppress increase in a manufacturing process.SOLUTION: A semiconductor package includes a semiconductor chip 20 formed with a semiconductor element, an insulating/heat dissipating member 10 mounted with a semiconductor chip 10, and a sealing member 30 for sealing the semiconductor chip 20. The se...

Full description

Saved in:
Bibliographic Details
Main Author IMAIZUMI NORIHISA
Format Patent
LanguageEnglish
Japanese
Published 15.03.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To suppress increase in a manufacturing process.SOLUTION: A semiconductor package includes a semiconductor chip 20 formed with a semiconductor element, an insulating/heat dissipating member 10 mounted with a semiconductor chip 10, and a sealing member 30 for sealing the semiconductor chip 20. The sealing member 30 has a resin part 31 composed of a liquid crystal polymer, and a wiring part 32 electrically connected to the semiconductor chip 20, the wiring part 32 has a plurality of wiring layers 322 extending in a surface direction of the semiconductor chip 20, and a connection via 321 which extends in a lamination direction of the semiconductor chip 20 and the insulating/heat dissipating member 10 and connects the adjacent wiring layer 322 in the lamination direction, and the wiring layer 322 and the connection via 321 are composed of a sintered body.SELECTED DRAWING: Figure 1 【課題】製造工程が増加することを抑制する。【解決手段】半導体素子が形成された半導体チップ20と、半導体チップ10を搭載する絶縁放熱部材10と、半導体チップ20を封止する封止部材30とを備える。封止部材30は、液晶ポリマで構成された樹脂部31と、半導体チップ20と電気的に接続される配線部32とを有し、配線部32は、半導体チップ20の面方向に沿って延びる複数の配線層322と、半導体チップ20と絶縁放熱部材10との積層方向に沿って延び、積層方向に沿って隣合う配線層322を接続する接続ビア321とを有し、配線層322および接続ビア321は、焼結体で構成されるようにする。【選択図】図1
AbstractList To suppress increase in a manufacturing process.SOLUTION: A semiconductor package includes a semiconductor chip 20 formed with a semiconductor element, an insulating/heat dissipating member 10 mounted with a semiconductor chip 10, and a sealing member 30 for sealing the semiconductor chip 20. The sealing member 30 has a resin part 31 composed of a liquid crystal polymer, and a wiring part 32 electrically connected to the semiconductor chip 20, the wiring part 32 has a plurality of wiring layers 322 extending in a surface direction of the semiconductor chip 20, and a connection via 321 which extends in a lamination direction of the semiconductor chip 20 and the insulating/heat dissipating member 10 and connects the adjacent wiring layer 322 in the lamination direction, and the wiring layer 322 and the connection via 321 are composed of a sintered body.SELECTED DRAWING: Figure 1 【課題】製造工程が増加することを抑制する。【解決手段】半導体素子が形成された半導体チップ20と、半導体チップ10を搭載する絶縁放熱部材10と、半導体チップ20を封止する封止部材30とを備える。封止部材30は、液晶ポリマで構成された樹脂部31と、半導体チップ20と電気的に接続される配線部32とを有し、配線部32は、半導体チップ20の面方向に沿って延びる複数の配線層322と、半導体チップ20と絶縁放熱部材10との積層方向に沿って延び、積層方向に沿って隣合う配線層322を接続する接続ビア321とを有し、配線層322および接続ビア321は、焼結体で構成されるようにする。【選択図】図1
Author IMAIZUMI NORIHISA
Author_xml – fullname: IMAIZUMI NORIHISA
BookMark eNrjYmDJy89L5WSwDnb19XT293MJdQ7xD1IIcHT2dnR3VXD0c1HwdQ3x8HdRcAMK-zr6hbo5OoeEBnn6uSuEeLgqBDv6uvIwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDI2MDY3MjC2NHY6IUAQAuyitR
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体パッケージおよびその製造方法
ExternalDocumentID JP2023037283A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2023037283A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:48:19 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2023037283A3
Notes Application Number: JP20210143931
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230315&DB=EPODOC&CC=JP&NR=2023037283A
ParticipantIDs epo_espacenet_JP2023037283A
PublicationCentury 2000
PublicationDate 20230315
PublicationDateYYYYMMDD 2023-03-15
PublicationDate_xml – month: 03
  year: 2023
  text: 20230315
  day: 15
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies DENSO CORP
RelatedCompanies_xml – name: DENSO CORP
Score 3.587509
Snippet To suppress increase in a manufacturing process.SOLUTION: A semiconductor package includes a semiconductor chip 20 formed with a semiconductor element, an...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING THE SAME
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230315&DB=EPODOC&locale=&CC=JP&NR=2023037283A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOJYj0rbit67oiQ7IktVT6wdbK3kbbtaBCN1zFf99L6XRPe0tycFwOfrm75C4H8GBgqJPouanqZi9W-3ncV4dZPlDReMedJB2aWdUb0PUGdtR3ZvqsAZ-bWpjqn9Cf6nNERFSKeC-r83r1f4nFq9zK9WPyjkvLZysccaWOjtGf1rq6wscjEfjcZwpjIydQvElNM9CY0j3YRz_akHAQb2NZlrLatinWCRwEyK4oT6HxEbfgiG1ar7Xg0K1fvHFYg299Bk9TqTPf4xEL_QkJKHulL4JQjxNXhLbPCUZ0xKVeZFEWRjLNgYS2IFPqinO4t0TIbBWlmP_tee4EWxJrF9AslkV2CaSXGoggw4wz6Uss0P3qJD1z0TU0fZEOhvkVtHcwut5JbcOxnMkMq65-A83y6zu7RZNbJneVqn4BUrd-Bw
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkWdH0Gkb8V9dV2RIV2SWrf1gy2VvY22a0GFbbiK_76X0ume9hZycFwOfrm75D4AHnQMdSItNVTNaIZqOw3bajdJOyoa77AexV0jyWcDOm7HDtqDqTYtweemFibvE_qTN0dERMWI9yy_r1f_j1gsz61cP0bvuLV8tkSPKUV0jP50q6EprN_jvsc8qlDaG_iKOy5oOhpTcw_20cfWJRz4W1-Wpay2bYp1DAc-sltkJ1D6CKtQoZvRa1U4dIofb1wW4FufwtNE6sxzWUCFNya-SYfmCyemy4jDhe0xghEdcUw3sEwqApnmQITNycR0-BncW1xQW0UpZn9nng38LYlb51BeLBfJBZBmrCOCdCNMpC8xR_erHjWNeUNvafO4000vobaD0dVO6h1UbOGMZqNXd1iDI0mR2VYN7RrK2dd3coPmN4tuc7X9Amd2gPo
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+PACKAGE+AND+METHOD+FOR+MANUFACTURING+THE+SAME&rft.inventor=IMAIZUMI+NORIHISA&rft.date=2023-03-15&rft.externalDBID=A&rft.externalDocID=JP2023037283A