PRINTED CIRCUIT BOARD AND OPTICAL TRANSCEIVER
To reduce unnecessary electromagnetic waves.SOLUTION: A printed circuit board 10 has: a conductor plate 30 provided below an inner dielectric layer 28; vias 32 penetrating through the inner dielectric layer 28, bonded with the conductor plate 30, and centered at points P on an upper surface of the c...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English Japanese |
Published |
07.09.2022
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | To reduce unnecessary electromagnetic waves.SOLUTION: A printed circuit board 10 has: a conductor plate 30 provided below an inner dielectric layer 28; vias 32 penetrating through the inner dielectric layer 28, bonded with the conductor plate 30, and centered at points P on an upper surface of the conductor plate 30, respectively; a ground conductor 24 provided above the inner dielectric layer 28, bonded with the vias 32, and expanded outward from any quadrilateral Q whose vertices are the closest four points P of the points P; an electromagnetic resonance plate 34 provided above the inner dielectric layer 28 and inside the quadrilateral Q, and being electrically connected with the ground conductor 24 and the vias 32 at a portion other than a convex outer edge 36 serving as a junction 38; an upper dielectric layer 18 provided above the electromagnetic resonance plate 34; and a differential transmission line 12 provided above the upper dielectric layer 18, and configured by a pair of strip conductors 14 overlapped with the electromagnetic resonance plate 34. The conductor plate 30 and the vias 32 configure an electromagnetic field confinement structure.SELECTED DRAWING: Figure 1
【課題】不要電磁波の低減を目的とする。【解決手段】プリント回路基板10は、内部誘電体層28の下方にある導体板30と、内部誘電体層28を貫通し、導体板30に接合し、導体板30の上面の点Pに中心がそれぞれ位置するビア32と、内部誘電体層28の上方で、ビア32に接合し、点Pの最も近い4つの点Pを頂点とするいずれの四角形Qからも外側に拡がる接地導体24と、内部誘電体層28の上方で、四角形Qの内側にあって、凸状外縁36を除いた部分が接合部38となって、接地導体24およびビア32と電気的に接続されている電磁共振板34と、電磁共振板34の上方にある上誘電体層18と、上誘電体層18の上方にあって、電磁共振板34と重なる一対のストリップ導体14から構成される差動伝送線路12と、を有する。導体板30およびビア32は、電磁界閉じ込め構造を構成する。【選択図】図1 |
---|---|
Bibliography: | Application Number: JP20210030323 |