ISOLATOR

To provide an isolator capable of avoiding false detection of communications due to noise with a simple configuration.SOLUTION: In an isolator, a primary side pattern 15 for signals and a secondary side pattern 16 for signals are coupled by electromagnetic induction, and a primary side pattern 17 fo...

Full description

Saved in:
Bibliographic Details
Main Author UEYAMA KENGO
Format Patent
LanguageEnglish
Japanese
Published 15.07.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To provide an isolator capable of avoiding false detection of communications due to noise with a simple configuration.SOLUTION: In an isolator, a primary side pattern 15 for signals and a secondary side pattern 16 for signals are coupled by electromagnetic induction, and a primary side pattern 17 for noise detection and a secondary side pattern 18 for noise detection are coupled by electromagnetic induction. A first voltage-dividing resistor 19 is arranged between a first node ND1 and a third node ND3, and a second voltage-dividing resistor 20 is arranged between the third node ND3 and a second node ND2. A first end J1 of the secondary side pattern 16 for signals and a first input terminal IP1 of a signal receiving circuit 8 are connected via a secondary side circuit 6, and a first end H1 of the secondary side pattern 18 for noise detection and a second input terminal IP2 of the signal receiving circuit 8 are connected via the secondary side circuit 6. When a voltage of the second input terminal IP2 is equal to or more than a threshold voltage, the signal receiving circuit 8 determines that an input signal is an abnormal signal.SELECTED DRAWING: Figure 4 【課題】簡易な構成によって、ノイズによる通信の誤検知を回避することができる絶縁装置を提供する。【解決手段】信号用一次側パターン15と信号用二次側パターン16とが電磁誘導によって結合し、ノイズ検知用一次側パターン17とノイズ検知用二次側パターン18とが電磁融合によって結合する。第1の分圧抵抗19は、第1のノードND1と第3のノードND3の間に配置され、第2の分圧抵抗20は、第3のノードND3と第2のノードND2との間に配置される。信号用二次側パターン16の第1端J1と、信号受信回路8の第1の入力端子IP1とが二次側回路6を介して接続し、ノイズ検知用二次側パターン18の第1端H1と、信号受信回路18の第2の入力端子IP2とが二次側回路6を介して接続する。信号受信回路8は、第2の入力端子IP2の電圧が閾値電圧以上のときに、入力信号が異常信号であると判定する。【選択図】図4
Bibliography:Application Number: JP20210000419