SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
To provide a semiconductor device capable of suppressing deterioration of reliability be caused by a terminal electrode.SOLUTION: Provided is a semiconductor device 1 including: a semiconductor layer 2 having a first main surface 3 and a roughened second main surface 4; a gate terminal electrode 12...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
17.12.2020
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | To provide a semiconductor device capable of suppressing deterioration of reliability be caused by a terminal electrode.SOLUTION: Provided is a semiconductor device 1 including: a semiconductor layer 2 having a first main surface 3 and a roughened second main surface 4; a gate terminal electrode 12 and a source terminal electrode 14 formed on the first main surface 3; an organic insulating layer 18 partially covering the gate terminal electrode 12 and the source terminal electrode 14 on the first main surface 3; and a drain terminal electrode 22 directly connected to the second main surface 4 via no silicide layer.SELECTED DRAWING: Figure 1
【課題】端子電極に起因する信頼性の低下を抑制できる半導体装置を提供する。【解決手段】第1主面3および粗面化された第2主面4を有する半導体層2と、第1主面3の上に形成されたゲート端子電極12およびソース端子電極14と、第1主面3の上においてゲート端子電極12およびソース端子電極14を部分的に被覆する有機絶縁層18と、シリサイド層を介することなく第2主面4に直接接続されたドレイン端子電極22と、を含む半導体装置1を提供する。【選択図】図1 |
---|---|
AbstractList | To provide a semiconductor device capable of suppressing deterioration of reliability be caused by a terminal electrode.SOLUTION: Provided is a semiconductor device 1 including: a semiconductor layer 2 having a first main surface 3 and a roughened second main surface 4; a gate terminal electrode 12 and a source terminal electrode 14 formed on the first main surface 3; an organic insulating layer 18 partially covering the gate terminal electrode 12 and the source terminal electrode 14 on the first main surface 3; and a drain terminal electrode 22 directly connected to the second main surface 4 via no silicide layer.SELECTED DRAWING: Figure 1
【課題】端子電極に起因する信頼性の低下を抑制できる半導体装置を提供する。【解決手段】第1主面3および粗面化された第2主面4を有する半導体層2と、第1主面3の上に形成されたゲート端子電極12およびソース端子電極14と、第1主面3の上においてゲート端子電極12およびソース端子電極14を部分的に被覆する有機絶縁層18と、シリサイド層を介することなく第2主面4に直接接続されたドレイン端子電極22と、を含む半導体装置1を提供する。【選択図】図1 |
Author | MIURA YOSHIKATSU MATSUMOTO YUTAKA SAITO YASUNORI ISE KOTA |
Author_xml | – fullname: ISE KOTA – fullname: MIURA YOSHIKATSU – fullname: MATSUMOTO YUTAKA – fullname: SAITO YASUNORI |
BookMark | eNrjYmDJy89L5WSwDHb19XT293MJdQ7xD1JwcQ3zdHZVcPRzUfB19At1c3QOCQ3y9HNX8HUN8fB3UfB3UwjxcFUIdvR15WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgZgaGxo7GhMlCIA2IIqow |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 半導体装置および半導体装置の製造方法 |
ExternalDocumentID | JP2020202313A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2020202313A3 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 30 05:41:35 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Japanese |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2020202313A3 |
Notes | Application Number: JP20190108865 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201217&DB=EPODOC&CC=JP&NR=2020202313A |
ParticipantIDs | epo_espacenet_JP2020202313A |
PublicationCentury | 2000 |
PublicationDate | 20201217 |
PublicationDateYYYYMMDD | 2020-12-17 |
PublicationDate_xml | – month: 12 year: 2020 text: 20201217 day: 17 |
PublicationDecade | 2020 |
PublicationYear | 2020 |
RelatedCompanies | ROHM CO LTD |
RelatedCompanies_xml | – name: ROHM CO LTD |
Score | 3.431188 |
Snippet | To provide a semiconductor device capable of suppressing deterioration of reliability be caused by a terminal electrode.SOLUTION: Provided is a semiconductor... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201217&DB=EPODOC&locale=&CC=JP&NR=2020202313A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOJYj0rdit3w9DuiSlDvrB1o69ja5pYQrdcBX_fZOw6Z72diRwXA4ud5fc_Q7gxWZawayCqTwasXiCopuqkztMLU1WFQstt0yJrh9GVpAZo5k5a8HnrhdG4oT-SHBEblEFt_dG3tfr_0csImsrN6-LJV9avfnpgCjb7LgvEMpshQwHNIlJjBWMB6NEicZyT0wK7-neERzzONoW9V90OhRtKet9n-JfwEnC2dXNJbQ-8g6c4d3otQ6chtsfb05ujW9zBe5E6CyOSIbTeIwInb5jiryIoNCLMt_DaSZKG1BI0yAmKPZRGlA08UJ6Dc8-TXGgchnmfyeej5I9efUbaNerurwFxPSc8QCM6XrlGNzV566tOW5ZanlpVH3LvoPuAUb3B3e7cC5oUarRsx-g3Xx9l4_c4TaLJ6moXwV4ffg |
link.rule.ids | 230,309,783,888,25578,76884 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaPiR2PM3hYHYx88EDPaLgPZR6AjvJGxjkRNgMiM_75tg8oTb801uVwvud5de_c7gCeHGzm3c66LaMQWCYpp6W7mcr2w-CKfG5ltKXT9MLKDtD2YWtMKfPz2wiic0G8FjigsKhf2Xqr7ev3_iEVUbeXmef4mSKsXn3WJts2OWxKhzNFIr0uTmMRYw7g7SLRopPbkpPCm6R3AoYixXQm0Tyc92Zay3vUp_ikcJYLdsjyDyntWhxr-Hb1Wh-Nw--Mtllvj25xDZyx1FkckxSweIUInfUyRFxEUelHqe5ilsrQBhZQFMUGxj1hA0dgL6QU8-pThQBcyzP5OPBskO_Kal1BdrpbFFSBuZlwEYNw0F25buPqs4xhupyiMrGgvWrZzDY09jG727j5ALWDhcDbsR68NOJF0WbbRdG6hWn5-FXfC-Zbze6W0HxXKgOg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+AND+MANUFACTURING+METHOD+OF+THE+SAME&rft.inventor=ISE+KOTA&rft.inventor=MIURA+YOSHIKATSU&rft.inventor=MATSUMOTO+YUTAKA&rft.inventor=SAITO+YASUNORI&rft.date=2020-12-17&rft.externalDBID=A&rft.externalDocID=JP2020202313A |