CARD PROCESSING SYSTEM AND CARD PROCESSOR

To provide a card processing system which suppresses the frequency of writing setting information to a storage part.SOLUTION: A card processing system X includes a card processor 1 and a host device 2. A middleware execution part 210 executes middleware for controlling the card processor 1. The midd...

Full description

Saved in:
Bibliographic Details
Main Authors OGUCHI YOSUKE, KUBOTA KYOSUKE
Format Patent
LanguageEnglish
Japanese
Published 05.11.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To provide a card processing system which suppresses the frequency of writing setting information to a storage part.SOLUTION: A card processing system X includes a card processor 1 and a host device 2. A middleware execution part 210 executes middleware for controlling the card processor 1. The middleware execution part 210 transmits first setting information 300 to the card processor 1 in correspondence with a type of dealing. A setting information acquisition part 100 acquires the first setting information 300 from the host device 2. A storage part 11 includes a flash memory F, etc., and has limitations on the number of times of permitting writing. A setting storage control part 110 calculates a hash value 301 of the first setting information 300 before the storage of the first setting information 300 into the storage part 11, compares it with a hash value 401 of second setting information 400 previously stored into the storage part 11, and performs control so as to replace the second setting information 400 stored in the storage part 11 with the first setting information 300 when a difference between the hash values is found, and so as not to perform such replacement when no difference is found.SELECTED DRAWING: Figure 1 【課題】設定情報の記憶部への書き込みの頻度を抑えるカード処理システムを提供する。【解決手段】カード処理システムXは、カード処理装置1及び上位装置2を備える。ミドルウェア実行部210は、カード処理装置1を制御するミドルウェアを実行する。ミドルウェア実行部210は、取引種別に対応してカード処理装置1へ第一設定情報300を送信する。設定情報取得部100は、上位装置2から第一設定情報300を取得する。記憶部11は、フラッシュメモリF等を含み、書き込み可能回数に制限がある。設定記憶制御部110は、記憶部11への第一設定情報300の記憶の前に、第一設定情報300のハッシュ値301を算出し、記憶部11に以前に記憶された第二設定情報400のハッシュ値301と比較し、異なる場合は記憶部11に記憶された第二設定情報400を第一設定情報300で置き換え、同じ場合は置き換えないよう制御する。【選択図】図1
Bibliography:Application Number: JP20190085378