POWER-ON CLEAR CIRCUIT AND SEMICONDUCTOR DEVICE

To provide a power-on clear circuit capable of suppressing a consumed current.SOLUTION: A power-on clear circuit has: a first inverter portion including a constant current feeding portion connected to a first line to which a first power supply voltage is supplied at one end and feeding a constant cu...

Full description

Saved in:
Bibliographic Details
Main Author SASAKI SEIICHIRO
Format Patent
LanguageEnglish
Japanese
Published 03.09.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To provide a power-on clear circuit capable of suppressing a consumed current.SOLUTION: A power-on clear circuit has: a first inverter portion including a constant current feeding portion connected to a first line to which a first power supply voltage is supplied at one end and feeding a constant current from the one end to the other end, and a first transistor connected to a second line to which a fixed potential is supplied at one end, connected to the other end of the constant current feeding portion at the other end, and receives the application of a second power supply voltage obtained by boosting the first power supply voltage at a control end; a second inverter portion that is an inverter operated by the first power supply voltage, and inputs a potential of a first node connected between the other end of the constant current feeding portion and the one end of the first transistor; and a signal output portion that outputs a power-on clear signal with respect to a signal input/output terminal of a device operated by the second power supply voltage according to the output of the second inverter portion.SELECTED DRAWING: Figure 2 【課題】消費電流を抑えることが可能なパワーオンクリア回路を提供する。【解決手段】第1の電源電圧が供給される第1ラインに一端において接続され、一端から他端に向けて定電流を送出する定電流送出部、及び一端において固定電位が供給される第2ラインに接続され、他端において定電流送出部の他端に接続され、制御端に第1の電源電圧を降圧した第2の電源電圧の印加を受ける第1トランジスタを含む第1のインバータ部と、第1の電源電圧で動作し、定電流送出部の他端と第1トランジスタの一端との間に接続された第1ノードの電位を入力とするインバータである第2のインバータ部と、第2のインバータ部の出力に応じて、第2の電源電圧で動作する装置の信号入出力端子に対するパワーオンクリア信号を出力する信号出力部と、を有する。【選択図】図2
Bibliography:Application Number: JP20190034692