ELECTRIC POWER UNIT, LOAD DRIVE SYSTEM, AND ILLUMINATION SYSTEM

To simplify circuit structure.SOLUTION: An electric power unit 1 includes multiple DC power supply circuits 10 electrically connected in parallel, and multiple MOSFETs 11, in one-to-one correspondence with the multiple DC power supply circuits 10, and electrically connected in forward direction with...

Full description

Saved in:
Bibliographic Details
Main Authors OGASAWARA KIYOSHI, KIDO SHOJIRO, TSURUOKA SHUNSUKE
Format Patent
LanguageEnglish
Japanese
Published 09.07.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To simplify circuit structure.SOLUTION: An electric power unit 1 includes multiple DC power supply circuits 10 electrically connected in parallel, and multiple MOSFETs 11, in one-to-one correspondence with the multiple DC power supply circuits 10, and electrically connected in forward direction with the output terminals 101 of corresponding multiple DC power supply circuits 10, respectively. The electric power unit 1 includes multiple drive circuits 12, in one-to-one correspondence with the multiple MOSFETs 11 and turning the multiple MOSFETs 11 ON/OFF, respectively. Each of the multiple DC power supply circuits 10 includes a switching power supply circuit 102 having a transformer T1 for electrically insulating an input terminal 100 and an output terminal 101. The drive circuit 12 operates with a voltage Vn3 induced in the auxiliary winding N3 of the transformer T1, and turns the MOSFET11 ON, when the voltage Vn3 goes above a threshold level. The drive circuit 12 turns the MOSFET11 OFF, when the voltage Vn3 goes below the threshold level.SELECTED DRAWING: Figure 1 【課題】回路構成の簡素化を図る。【解決手段】電源装置1は、電気的に並列接続された複数の直流電源回路10と、複数の直流電源回路10と一対一に対応し、対応する複数の直流電源回路10のそれぞれの出力端子101と順方向に電気的に接続された複数のMOSFET11とを備える。電源装置1は、複数のMOSFET11と一対一に対応して複数のMOSFET11のそれぞれをオン・オフする複数の駆動回路12を備える。複数の直流電源回路10の各々は、入力端子100と出力端子101を電気的に絶縁するためのトランスT1を有するスイッチング電源回路102を有する。駆動回路12は、トランスT1の補助巻線N3に誘起される電圧Vn3で動作し、電圧Vn3がしきい値以上のときにMOSFET11をオンする。駆動回路12は、電圧Vn3がしきい値未満のときにMOSFET11をオフする。【選択図】 図1
Bibliography:Application Number: JP20180243198