DISPLAY DEVICE

To reduce power consumption of a display device including a scan line driver circuit formed using either n-channel transistors or p-channel transistors when it outputs, to one of two scan lines, inverted or substantially inverted signals of signals output to the other of the two scan lines.SOLUTION:...

Full description

Saved in:
Bibliographic Details
Main Author TOYOTAKA KOHEI
Format Patent
LanguageEnglish
Japanese
Published 19.03.2020
Subjects
ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
BASIC ELECTRIC ELEMENTS
CRYPTOGRAPHY
DISPLAY
DISPLAYING
EDUCATION
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LABELS OR NAME-PLATES
PHYSICS
SEALS
SEMICONDUCTOR DEVICES
SIGNS
Online AccessGet full text

Cover

More Information
Summary:To reduce power consumption of a display device including a scan line driver circuit formed using either n-channel transistors or p-channel transistors when it outputs, to one of two scan lines, inverted or substantially inverted signals of signals output to the other of the two scan lines.SOLUTION: The display device includes a plurality of pulse output circuits each of which outputs a signal to one of two scan lines and a plurality of inverted pulse output circuits each of which outputs, to the other of the two scan lines, an inverted or substantially inverted signal output from each of the pulse output circuits. The plurality of inverted pulse output circuits are each operated with at least two signals used for the operation of the plurality of pulse output circuits. Thus, through-currents generated in the inverted pulse output circuits can be reduced.SELECTED DRAWING: Figure 2 【課題】Ｎチャネル型トランジスタ及びＰチャネル型トランジスタのいずれか一方によって構成される走査線駆動回路を有する表示装置において、２種の走査線の一方に対して他方の反転信号又は略反転信号を出力する場合における消費電力を低減する。【解決手段】表示装置に、それぞれが２種の走査線の一方に対して信号を出力する複数のパルス出力回路と、それぞれが２種の走査線の他方に対してパルス出力回路が出力する信号の反転信号又は略反転信号を出力する複数の反転パルス出力回路とを設ける。そして、複数の反転パルス出力回路のそれぞれを複数のパルス出力回路の動作に用いられる少なくとも２種の信号を用いて動作させる。これにより、当該反転パルス出力回路において生じる貫通電流を低減することが可能となる。【選択図】図２
Bibliography:Application Number: JP20190199536