SEMICONDUCTOR DEVICE

To improve the reliability of a semiconductor device.SOLUTION: A semiconductor device PKG1 includes a wiring board SUB1, a semiconductor chip CHP1 and a capacitor CDC mounted on the upper surface 2t of the wiring board SUB1, and a lid LD made of a metal plate covering the semiconductor chip CHP1 and...

Full description

Saved in:
Bibliographic Details
Main Authors KINOSHITA YOSHIHIRO, SAKATA KENJI, KATSURA YOSUKE, AKIBA TOSHIHIKO
Format Patent
LanguageEnglish
Japanese
Published 09.01.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To improve the reliability of a semiconductor device.SOLUTION: A semiconductor device PKG1 includes a wiring board SUB1, a semiconductor chip CHP1 and a capacitor CDC mounted on the upper surface 2t of the wiring board SUB1, and a lid LD made of a metal plate covering the semiconductor chip CHP1 and the wiring board SUB1. The semiconductor chip CHP1 is bonded to the lid LD via a conductive adhesive layer, and the capacitor CDC thicker than the thickness of the semiconductor chip CHP1 is arranged in a notch 4d1 provided in the lid LD, and is exposed from the lid LD.SELECTED DRAWING: Figure 3 【課題】半導体装置の信頼性を向上させる。【解決手段】半導体装置PKG1は、配線基板SUB1と、配線基板SUB1の上面2tに搭載された半導体チップCHP1およびコンデンサCDCと、半導体チップCHP1および配線基板SUB1を覆う金属板からなるリッドLDと、を有する。半導体チップCHP1は、導電性の接着層を介してリッドLDに接着されており、半導体チップCHP1の厚さよりも厚いコンデンサCDCは、リッドLDに設けられた切欠き部4d1に配置され、リッドLDから露出している。【選択図】図3
Bibliography:Application Number: JP20180122161